Pyramid Technology logo

Pyramid Technology

Senior Design Verification Engineer/ASIC

Pyramid Technology

📍 United States, United States 🇺🇸

contract
senior
remote
Posted —

Key Skills

UVMSystemVerilogASICFPGASoC

Industry

SemiconductorAerospace

Job Description

Role: ASIC Verification Engineer

Duration: Long-term Contract

Location: Remote


Must-Have: Solid grounding in digital electronics, logic design, and ASIC/FPGA/SoC fundamentals


About the Role:

You will join a digital hardware team and contribute across the full silicon development lifecycle — from preliminary analysis and micro-architecture definition through RTL development, functional verification, ASIC/FPGA/SoC implementation, on-hardware bring-up, and design documentation. Engineers are expected to be customer-facing: presenting technical solutions, gathering and documenting requirements, and supporting both PoC and production phases.


Responsibilities:

  • Develop UVM/System Verilog test benches and verification IP for high-performance compute subsystems: systolic arrays, vector/tensor datapaths, memory hierarchies, DMA engines, and control logic.
  • Define verification plans, test strategies, and coverage goals (functional, code, assertion); drive closure to sign-off criteria.
  • Build constrained-random and directed tests for ML datapath correctness: GEMM, convolutions, attention, mixed-precision arithmetic, and accumulation behavior.
  • Verify power-management behavior: clock/operand gating, power islands, DVFS transitions, idle/wake sequences, and coordination with firmware-controlled policies.
  • Create and maintain SVA assertions, scoreboards, reference models, and checkers for protocol and datapath integrity (AXI/CHI/NOC, DMA, memory interfaces).
  • Run block- and SoC-level simulation regressions; debug failures using waveforms, logs, and cross-team RTL reviews..
  • Partner with RTL, architecture, firmware, and software teams on hardware–software co-verification and early emulation/FPGA bring-up.
  • Contribute to low-power verification methodology: activity checks, power-state coverage, and correlation of pre-silicon models with post-silicon power measurements.


Core Skills & Qualifications:

  • BSc/MSc in Electronics, Radio Engineering, Computer Engineering, or related field
  • Solid grounding in digital electronics, logic design, and ASIC/FPGA/SoC fundamentals
  • Experience taking a design through the full lifecycle on real hardware (FPGA, SoC, or ASIC)