Principal Design Verification DDR Engineer

Cadence 

📍 Bengaluru, India 🇮🇳

full-time
senior
Expired
Posted —
This job posting has expired View All Design Verification Engineer Jobs

Key Skills

UVMSystemVerilogverificationDDRIP

Industry

SemiconductorConsumer Electronics

Job Description

  • BE/BTech/ME/MTech - Electrical / Electronics / VLSI with an experience as a design and verification engineer.
  • 8+ years of Design Verification experience with SV/UVM
  • Strong background on functional verification fundamentals, environment planning, test plan generation, environment development is a must.
  • Design Verification experience verifying complex designs and leading projects from concept to verification closure.
  • Strong hands-on UVM and System Verilog coding experience and functional verification environment development is required.
  • Prior experience in IP verification of memory IP (DDR/HBM/GDDR) would be an added advantage.