Bootstrap

NVIDIA

Design Verification Engineer

๐Ÿ“ŒHsinchu City, Taiwan ๐Ÿ‡น๐Ÿ‡ผ

โฑ๏ธŽ internship

๐Ÿง™โ€โ™‚๏ธ entry-level

By submitting your resume, youโ€™re expressing interest in our 2025 RDSS ( Research and Development Substitute Services ) program . Please confirm your eligibility with the local district office before applying for the role.

NVIDIA is searching for an outstanding design verification engineer for the SOC/IP team in Taiwan. The team is involved in SoC projects as well as IP developments.

What You Will Be Doing

  • Work with Architect, SOC, and IP teams to define verification scope.
  • Perform test planning.
  • Use C/SV/UVM languages to verify design at block level or full chip level.

What We Need To See

  • Masters Degree in EE, CS or CE or equivalent work experience.
  • Proficiency with OOP programming.
  • Basic digital design knowledge.

Ways To Stand Out From The Crowd

  • Experience in writing C++/SystemC models.
  • Proficient scripting experience in Python, Perl, tcl, Make, shell.

With competitive salaries and a generous benefits package, NVIDIA is widely considered to be one of the most desirable employers in the world. We have some of the most brilliant and talented people in the world working for us. If you are creative, autonomous and love a challenge, we want to hear from you. We are an equal opportunity employer and value diversity at our company. We do not discriminate on the basis of race, religion, color, national origin, gender, sexual orientation, age, marital status, veteran status, or disability status.

JR1989997

Other similar jobs

IP SMMU Design Verification Principal Engineer

@ Qualcomm, ๐Ÿ“Taiwan ๐Ÿ‡น๐Ÿ‡ผ

Design Verification Engineer, ASIC

@ Waymo, ๐Ÿ“Taiwan ๐Ÿ‡น๐Ÿ‡ผ

Design Verification Engineer, ASIC

@ Waymo, ๐Ÿ“Taiwan ๐Ÿ‡น๐Ÿ‡ผ

Engineer, Design Verification

@ Corinex, ๐Ÿ“Taiwan ๐Ÿ‡น๐Ÿ‡ผ

Design Verification Engineer - System Verilog

@ Creeno Solutions Pvt Ltd, ๐Ÿ“Taiwan ๐Ÿ‡น๐Ÿ‡ผ

We are Hiring Design Verification Engineers

@ Eximietas Design, ๐Ÿ“Taiwan ๐Ÿ‡น๐Ÿ‡ผ

We are Hiring Design Verification Engineers

@ Eximietas Design, ๐Ÿ“Taiwan ๐Ÿ‡น๐Ÿ‡ผ

We are Hiring Design Verification Engineers

@ Eximietas Design, ๐Ÿ“Taiwan ๐Ÿ‡น๐Ÿ‡ผ

We are Hiring Design Verification Engineers

@ Eximietas Design, ๐Ÿ“Taiwan ๐Ÿ‡น๐Ÿ‡ผ

We are Hiring Design Verification Engineers

@ Eximietas Design, ๐Ÿ“Taiwan ๐Ÿ‡น๐Ÿ‡ผ

  • Employment

    โฑ๏ธŽ internship

  • Experience

    ๐Ÿง™โ€โ™‚๏ธ entry-level

  • Skills
  • Industry
  • Find similar jobs

    IP SMMU Design Verification Principal Engineer

    @ Qualcomm, ๐Ÿ“Taiwan ๐Ÿ‡น๐Ÿ‡ผ

    Design Verification Engineer, ASIC

    @ Waymo, ๐Ÿ“Taiwan ๐Ÿ‡น๐Ÿ‡ผ

    Design Verification Engineer, ASIC

    @ Waymo, ๐Ÿ“Taiwan ๐Ÿ‡น๐Ÿ‡ผ

    Engineer, Design Verification

    @ Corinex, ๐Ÿ“Taiwan ๐Ÿ‡น๐Ÿ‡ผ

    Design Verification Engineer - System Verilog

    @ Creeno Solutions Pvt Ltd, ๐Ÿ“Taiwan ๐Ÿ‡น๐Ÿ‡ผ

    We are Hiring Design Verification Engineers

    @ Eximietas Design, ๐Ÿ“Taiwan ๐Ÿ‡น๐Ÿ‡ผ

    We are Hiring Design Verification Engineers

    @ Eximietas Design, ๐Ÿ“Taiwan ๐Ÿ‡น๐Ÿ‡ผ

    We are Hiring Design Verification Engineers

    @ Eximietas Design, ๐Ÿ“Taiwan ๐Ÿ‡น๐Ÿ‡ผ

    We are Hiring Design Verification Engineers

    @ Eximietas Design, ๐Ÿ“Taiwan ๐Ÿ‡น๐Ÿ‡ผ

    We are Hiring Design Verification Engineers

    @ Eximietas Design, ๐Ÿ“Taiwan ๐Ÿ‡น๐Ÿ‡ผ

Remote Work
Post time
Level
Employment
Industry
Apply Now โ†—