Bootstrap

Waymo

Design Verification Engineer, ASIC

๐Ÿ“ŒTaipei, Taiwan ๐Ÿ‡น๐Ÿ‡ผ

โฑ๏ธŽ full-time

๐Ÿง™โ€โ™‚๏ธ mid-level

๐Ÿ’ฐ 2600000

hybrid

Waymo is an autonomous driving technology company with the mission to be the most trusted driver. Since its start as the Google Self-Driving Car Project in 2009, Waymo has focused on building the Waymo Driverโ€”The World's Most Experienced Driverโ„ขโ€”to improve access to mobility while saving thousands of lives now lost to traffic crashes. The Waymo Driver powers Waymo One, a fully autonomous ride-hailing service, and can also be applied to a range of vehicle platforms and product use cases. The Waymo Driver has provided over one million rider-only trips, enabled by its experience autonomously driving tens of millions of miles on public roads and tens of billions in simulation across 13+ U.S. states.

Waymo's Compute Team is tasked with a critical and exciting mission: We deliver the compute platform responsible for running the fully autonomous vehicle's software stack. To achieve our mission, we architect and create high-performance custom silicon; we develop system-level compute architectures that push the boundaries of performance, power, and latency; and we collaborate closely with many other teammates to ensure we design and optimize hardware and software for maximum performance. We are a multidisciplinary team seeking curious and talented teammates to work on one of the world's highest performance automotive compute platforms.

In this hybrid role, you'll report to a Hardware Engineering Manager.

You Will

  • Work closely with the design team to define specifications and test plans
  • Execute on test plans, including test development, reference model design, and failure debug. Verify key functionality and performance use cases.
  • Contribute to the development of overall verification infrastructure, tools, and methodology
  • Identify and integrate third-party verification IP
  • Collect and analyze coverage metrics
  • Advocate and establish verification best-practices

You Have

  • 3+ years of experience using UVM to verify ASICs
  • Knowledge of SystemVerilog
  • Experience with digital architecture and logic
  • Advanced verification techniques like constrained random generation, functional coverage, and assertions

We Prefer

  • Experience with the full digital design verification cycle -- from spec through bring-up
  • Experience with performance and power validation, digital design (RTL), and formal verification
  • Experience with machine learning and other high performance compute elements
  • Experience with C/C++ for reference model development and enhancement
  • Familiarity with formal verification methods
  • Experience with industry standard protocols, interfaces, and IP components, such as PCIe, DDR, Ethernet, and NoCs

The expected base salary range for this full-time position is listed below. Actual starting pay will be based on job-related factors, including exact work location, experience, relevant training and education, and skill level. Waymo employees are also eligible to participate in Waymoโ€™s discretionary annual bonus program, equity incentive plan, and generous Company benefits program, subject to eligibility requirements.

Salary Range

$2,600,000โ€”$3,150,000 TWD

Other similar jobs

IP SMMU Design Verification Principal Engineer

@ Qualcomm, ๐Ÿ“Taiwan ๐Ÿ‡น๐Ÿ‡ผ

Design Verification Engineer, ASIC

@ Waymo, ๐Ÿ“Taiwan ๐Ÿ‡น๐Ÿ‡ผ

Design Verification Engineer, ASIC

@ Waymo, ๐Ÿ“Taiwan ๐Ÿ‡น๐Ÿ‡ผ

Engineer, Design Verification

@ Corinex, ๐Ÿ“Taiwan ๐Ÿ‡น๐Ÿ‡ผ

Design Verification Engineer - System Verilog

@ Creeno Solutions Pvt Ltd, ๐Ÿ“Taiwan ๐Ÿ‡น๐Ÿ‡ผ

We are Hiring Design Verification Engineers

@ Eximietas Design, ๐Ÿ“Taiwan ๐Ÿ‡น๐Ÿ‡ผ

We are Hiring Design Verification Engineers

@ Eximietas Design, ๐Ÿ“Taiwan ๐Ÿ‡น๐Ÿ‡ผ

We are Hiring Design Verification Engineers

@ Eximietas Design, ๐Ÿ“Taiwan ๐Ÿ‡น๐Ÿ‡ผ

We are Hiring Design Verification Engineers

@ Eximietas Design, ๐Ÿ“Taiwan ๐Ÿ‡น๐Ÿ‡ผ

We are Hiring Design Verification Engineers

@ Eximietas Design, ๐Ÿ“Taiwan ๐Ÿ‡น๐Ÿ‡ผ

  • Employment

    โฑ๏ธŽ full-time

  • Experience

    ๐Ÿง™โ€โ™‚๏ธ mid-level

  • Salary

    ๐Ÿ’ฐ 2600000

  • Working model

    hybrid

  • Skills
  • Industry
  • Find similar jobs

    IP SMMU Design Verification Principal Engineer

    @ Qualcomm, ๐Ÿ“Taiwan ๐Ÿ‡น๐Ÿ‡ผ

    Design Verification Engineer, ASIC

    @ Waymo, ๐Ÿ“Taiwan ๐Ÿ‡น๐Ÿ‡ผ

    Design Verification Engineer, ASIC

    @ Waymo, ๐Ÿ“Taiwan ๐Ÿ‡น๐Ÿ‡ผ

    Engineer, Design Verification

    @ Corinex, ๐Ÿ“Taiwan ๐Ÿ‡น๐Ÿ‡ผ

    Design Verification Engineer - System Verilog

    @ Creeno Solutions Pvt Ltd, ๐Ÿ“Taiwan ๐Ÿ‡น๐Ÿ‡ผ

    We are Hiring Design Verification Engineers

    @ Eximietas Design, ๐Ÿ“Taiwan ๐Ÿ‡น๐Ÿ‡ผ

    We are Hiring Design Verification Engineers

    @ Eximietas Design, ๐Ÿ“Taiwan ๐Ÿ‡น๐Ÿ‡ผ

    We are Hiring Design Verification Engineers

    @ Eximietas Design, ๐Ÿ“Taiwan ๐Ÿ‡น๐Ÿ‡ผ

    We are Hiring Design Verification Engineers

    @ Eximietas Design, ๐Ÿ“Taiwan ๐Ÿ‡น๐Ÿ‡ผ

    We are Hiring Design Verification Engineers

    @ Eximietas Design, ๐Ÿ“Taiwan ๐Ÿ‡น๐Ÿ‡ผ

Remote Work
Post time
Level
Employment
Industry
Apply Now โ†—