Bootstrap

Synopsys Inc

ASIC Digital Design, Engineer

๐Ÿ“ŒTokyo, Japan ๐Ÿ‡ฏ๐Ÿ‡ต

โฑ๏ธŽ full-time

๐Ÿง™โ€โ™‚๏ธ entry-level

  • Job Description:
    • Development of interface digital IPs (such as DDR controllers, HBM controllers, PCI Express controllers)
    • Construction of test benches for Building Testbench, functional verification, and creation of deliverables for customers
    • Internal technical support for digital IPs (explaining technical details to the technical support team)
  • Desired Skills and Experience:
    • Individuals who have studied in the fields of natural sciences such as mathematics, physics, chemistry, or engineering fields such as electrical engineering, electronic engineering, computer engineering, and have specialized in or have a deep interest in the following applied areas:
      • Programming languages, scripting languages (such as Python)
      • Electronic circuits (logical circuits, design verification flow of FPGA and LSI, circuit description and verification using Verilog-HDL, etc.)
      • Embedded systems (OS, microcontroller programming, etc.)
Other similar jobs

Senior ASIC Timing Engineer

@ NVIDIA, ๐Ÿ“Japan ๐Ÿ‡ฏ๐Ÿ‡ต

Senior ASIC Timing Engineer

@ NVIDIA, ๐Ÿ“Japan ๐Ÿ‡ฏ๐Ÿ‡ต

CPU Physical Design Principal Engineer

@ Qualcomm, ๐Ÿ“Japan ๐Ÿ‡ฏ๐Ÿ‡ต

ASIC Analog Design Engineer - REF79515L

@ Continental, ๐Ÿ“Japan ๐Ÿ‡ฏ๐Ÿ‡ต

Staff Engineer, Digital IC Design

@ Marvell Technology, ๐Ÿ“Japan ๐Ÿ‡ฏ๐Ÿ‡ต

ASIC Design Verification Engineer, Annapurna Labs

@ Amazon, ๐Ÿ“Japan ๐Ÿ‡ฏ๐Ÿ‡ต

ASIC Design Verification Engineer, Annapurna Labs

@ Amazon, ๐Ÿ“Japan ๐Ÿ‡ฏ๐Ÿ‡ต

ASIC RTL Engineer, Annapurna Labs

@ Amazon, ๐Ÿ“Japan ๐Ÿ‡ฏ๐Ÿ‡ต

ASIC Physical Design Engineer, Annapurna Labs

@ Amazon, ๐Ÿ“Japan ๐Ÿ‡ฏ๐Ÿ‡ต

ASIC RTL Engineer, Annapurna Labs

@ Amazon, ๐Ÿ“Japan ๐Ÿ‡ฏ๐Ÿ‡ต

  • Employment

    โฑ๏ธŽ full-time

  • Experience

    ๐Ÿง™โ€โ™‚๏ธ entry-level

  • Skills
  • Industry
  • Find similar jobs

    Senior ASIC Timing Engineer

    @ NVIDIA, ๐Ÿ“Japan ๐Ÿ‡ฏ๐Ÿ‡ต

    Senior ASIC Timing Engineer

    @ NVIDIA, ๐Ÿ“Japan ๐Ÿ‡ฏ๐Ÿ‡ต

    CPU Physical Design Principal Engineer

    @ Qualcomm, ๐Ÿ“Japan ๐Ÿ‡ฏ๐Ÿ‡ต

    ASIC Analog Design Engineer - REF79515L

    @ Continental, ๐Ÿ“Japan ๐Ÿ‡ฏ๐Ÿ‡ต

    Staff Engineer, Digital IC Design

    @ Marvell Technology, ๐Ÿ“Japan ๐Ÿ‡ฏ๐Ÿ‡ต

    ASIC Design Verification Engineer, Annapurna Labs

    @ Amazon, ๐Ÿ“Japan ๐Ÿ‡ฏ๐Ÿ‡ต

    ASIC Design Verification Engineer, Annapurna Labs

    @ Amazon, ๐Ÿ“Japan ๐Ÿ‡ฏ๐Ÿ‡ต

    ASIC RTL Engineer, Annapurna Labs

    @ Amazon, ๐Ÿ“Japan ๐Ÿ‡ฏ๐Ÿ‡ต

    ASIC Physical Design Engineer, Annapurna Labs

    @ Amazon, ๐Ÿ“Japan ๐Ÿ‡ฏ๐Ÿ‡ต

    ASIC RTL Engineer, Annapurna Labs

    @ Amazon, ๐Ÿ“Japan ๐Ÿ‡ฏ๐Ÿ‡ต

Remote Work
Post time
Level
Employment
Industry
Apply Now โ†—