Senior Analog Layout Engineer

Ciena ↗

📍 Montreal, Canada 🇹🇩

full-time
senior
127700
Expired
Posted —
This job posting has expired View All Analog Design Engineer Jobs

Key Skills

layoutCadenceDRCCMOSADC

Industry

SemiconductorConsumer Electronics

Job Description

Ciena is committed to our people-first philosophy. Our teams enjoy a culture focused on prioritizing a personalized and flexible work environment that empowers an individual’s passions, growth, wellbeing and belonging. We’re a technology company that leads with our humanity—driving our business priorities alongside meaningful social, community, and societal impact.

How You Will Contribute

  • Carry out layout feasibility studies on various circuit designs in collaboration with senior analog designers. The goal will be to find the best possible solution considering various trade-offs and discussions with team members.
  • Create layouts of assigned analog blocks by adhering to the steps of floor planning, placement and routing.
  • Conduct thorough verification checks such as DRC, ANT, LVS, PERC, EM, IR to ensure the final layout possesses the highest level of quality.
  • Investigate new features within the layout tools and processes used for creating layouts with the aim of enhancing productivity.
  • Provide regular status updates, participate in team meetings and share experiences with the rest of the group.

The Must Haves

  • Bachelor's degree in Electrical Engineering or related field, with 5+ years of relevant industry experience.
  • Experience in custom analog and mixed signal layout design with a strong knowledge of deep sub-micron CMOS devices (e.g. Finfet transistors).
  • Highly motivated with strong team player skills, exhibits a positive can-do attitude and ability to seamlessly integrate into an existing team culture.
  • Strong communication and interpersonal skills to collaborate with cross-functional teams.
  • Experience in custom layout design of Analog/Mixed Signal designs (e.g. ADC, DAC, PLL, SERDES 
)
  • Proficiency in using industry-standard layout tools (e.g., Cadence Virtuoso, Siemens Calibre, Ansys Totem 
) and familiarity with layout design flows for advanced technology nodes.
  • Strong analytical and problem-solving skills to identify and address layout-related issues efficiently.
  • Proficient in layout techniques for Floor Planning, device matching, minimizing parasitics, RF shielding, EM, IR drop, ESD and high-frequency routing.
  • Meticulous attention to details, ensuring the highest level of accuracy and quality in all layout designs.
  • Familiarity with semiconductor manufacturing processes and foundry technologies.
  • Ability to thrive in a fast-paced, dynamic work environment and adapt quickly to changing project requirements.
  • Solid understanding of RC delay, electromigration, and coupling effects.
  • Familiarity with guard rings, DNW, PN junctions, advanced process effects such as LOD, OSE, WPE
  • High level of proficiency in interpreting DRC, PERC, ANT, ERC and LVS
  • Ability to identify failure-prone circuit and layout structures and proactively work with circuit designers to resolve problems.

The Assets

  • Scripting skills in PERL or SKILL are a plus, but not required.

The above statements are intended to describe the work being performed by people assigned to this job. They are not intended to be an exhaustive list of all responsibilities, duties and skills required. The duties and responsibilities of this position are subject to change and other duties may be assigned or removed at any time. You will have an opportunity to better understand the role through the interview experience.

Pay Range

The annual pay range for this position is $127,700 - $204,100.

Comment Vous Contribuerez

  • Effectuer des Ă©tudes de faisabilitĂ© et la conception de divers circuits en collaboration avec des concepteurs analogiques seniors. L'objectif sera de trouver la meilleure solution possible en tenant compte de divers compromis et en discutant avec les membres de l'Ă©quipe.
  • Faire la conception de blocs analogiques assignĂ©s en respectant les Ă©tapes de la planification, de placement et de routage.
  • Effectuer des vĂ©rifications approfondies telles que DRC, ANT, LVS, PERC, EM, IR pour s'assurer que la conception finale possĂšde le plus haut niveau de qualitĂ©.
  • Étudier de nouvelles fonctionnalitĂ©s au sein des outils et processus de conception utilisĂ©s dans le but d'amĂ©liorer la productivitĂ©.
  • Fournir des mises Ă  jour rĂ©guliĂšres sur l'Ă©tat d'avancement, participer Ă  des rĂ©unions d'Ă©quipe et partager les expĂ©riences avec le reste du groupe.

Les Incontournables

  • BaccalaurĂ©at en gĂ©nie Ă©lectrique ou dans un domaine connexe, avec 5 ans et plus d'expĂ©rience pertinente dans l'industrie.
  • ExpĂ©rience en conception de circuits analogiques sur mesure avec une solide connaissance des dispositifs CMOS sous-micron (par exemple, les transistors Finfet).
  • TrĂšs motivĂ© avec une attitude de joueur d'Ă©quipe, affiche une attitude positive et une capacitĂ© Ă  s'intĂ©grer de maniĂšre transparente dans une culture d'Ă©quipe existante.
  • Solides compĂ©tences en communication et en relations interpersonnelles pour collaborer avec des Ă©quipes multidisciplinaires.
  • ExpĂ©rience en conception de circuits sur mesure de types analogiques/mixtes (par exemple, ADC, DAC, PLL, SERDES 
)
  • MaĂźtrise de l'utilisation d'outils de conception standards de l'industrie (par exemple, Cadence Virtuoso, Siemens Calibre, Ansys Totem 
) et familier avec les flux de conception de circuits pour les nƓuds technologiques avancĂ©s.
  • Solides compĂ©tences analytiques et en rĂ©solution de problĂšmes pour identifier et rĂ©soudre efficacement les problĂšmes liĂ©s Ă  la conception.
  • MaĂźtrise des techniques de conception pour la planification, l'appariement des dispositifs, la minimisation des parasites, le blindage RF, EM, la chute IR, l'ESD et le routage haute frĂ©quence.
  • Attention mĂ©ticuleuse aux dĂ©tails, assurant le plus haut niveau de prĂ©cision et de qualitĂ© dans toutes les Ă©tapes de conceptions.
  • Familier avec les processus de fabrication de semi-conducteurs et les technologies de fonderie.
  • CapacitĂ© Ă  prospĂ©rer dans un environnement de travail dynamique et rapide et Ă  s'adapter rapidement aux exigences changeantes des projets.
  • Solide comprĂ©hension des dĂ©lais RC, de l'Ă©lectromigration et des effets de couplage.
  • Familier avec les anneaux de garde, DNW, les jonctions PN, les effets de processus avancĂ©s tels que LOD, OSE, WPE
  • Haut niveau de compĂ©tence dans l'interprĂ©tation de DRC, PERC, ANT, ERC et LVS
  • CapacitĂ© Ă  identifier les structures de circuits sujettes aux dĂ©faillances et Ă  collaborer de maniĂšre proactive avec les concepteurs de circuits pour rĂ©soudre les problĂšmes.

Les Atouts

  • Les compĂ©tences en scripting en PERL ou SKILL sont un plus, mais non essentiels.

L’énumĂ©ration ci-dessus vise Ă  dĂ©crire le travail effectuĂ© par les personnes affectĂ©es Ă  ce poste. Elle n’est pas une liste exhaustive de toutes les responsabilitĂ©s, fonctions et compĂ©tences requises. Les fonctions et responsabilitĂ©s de ce poste sont sujettes Ă  changement et d'autres fonctions peuvent ĂȘtre assignĂ©es ou supprimĂ©es Ă  tout moment. Vous aurez l'occasion de mieux comprendre le rĂŽle lors de l'entrevue.

Échelle De Traitement

La fourchette de rémunération annuelle pour ce poste est de 127 700$ à 204 100 $.

Pay ranges at Ciena are designed to accommodate variations in knowledge, skills, experience, market conditions, and locations, reflecting our diverse products, industries, and lines of business. Please note that the pay range information provided in this posting pertains specifically to the primary location, which is the top location listed in case multiple locations are available.

Non-Sales employees may be eligible for a discretionary incentive bonus, while Sales employees may be eligible for a sales commission. In addition to competitive compensation, Ciena offers a comprehensive benefits package, including medical, dental, and vision plans, participation in 401(K) (USA) & DCPP (Canada) with company matching, Employee Stock Purchase Program (ESPP), Employee Assistance Program (EAP), company-paid holidays, paid sick leave, and vacation time. We also comply with all applicable laws regarding Paid Family Leave and other leaves of absence.

Not ready to apply? Join our Talent Community to get relevant job alerts straight to your inbox.

At Ciena, we are committed to building and fostering an environment in which our employees feel respected, valued, and heard. Ciena values the diversity of its workforce and respects its employees as individuals. We do not tolerate any form of discrimination.

Ciena is an Equal Opportunity Employer, including disability and protected veteran status.

If contacted in relation to a job opportunity, please advise Ciena of any accommodation measures you may require.