Bootstrap

NVIDIA

Senior ASIC Engineer, Digital Design

๐Ÿ“ŒShanghai, China ๐Ÿ‡จ๐Ÿ‡ณ

โฑ๏ธŽ full-time

๐Ÿง™โ€โ™‚๏ธ senior

NVIDIA MMPLEX DLA(Deep Learning Accelerator) team is looking for a Senior ASIC Digital Design Engineer. In this role, you will work closely with the architecture and verification engineers to define, implement, and verify the good quality of DLA IP. DLA IP is used in Tegra chips, which are used in NVIDIA products around the world.

What You Will Be Doing

  • Co-work with the architect to define module architecture/micro-architecture.
  • Building for NVIDIA next next-generation IPs
  • Involved in the entire ASIC flow.

What We Need To See

  • BS/MS in electrical/computer engineering and related.
  • 3+ years experience in ASIC design. Strong design/implementation skills in Verilog. Solid understanding in timing/power optimization skills of digital design.
  • Perl scripting skills is appreciated as a plus.
  • ImageProcessing/ComputerVision/Deep-Learning/CPU/GPU -related experience is a big plus.
  • Fluent English (both written and spoken) and excellent communication skills
  • Demonstrated ability to work independently as well as in a multi-disciplinary group environment
  • Proactive & team work

JR1995394

Other similar jobs

Senior ASIC Timing Engineer

@ NVIDIA, ๐Ÿ“China ๐Ÿ‡จ๐Ÿ‡ณ

Senior ASIC Timing Engineer

@ NVIDIA, ๐Ÿ“China ๐Ÿ‡จ๐Ÿ‡ณ

CPU Physical Design Principal Engineer

@ Qualcomm, ๐Ÿ“China ๐Ÿ‡จ๐Ÿ‡ณ

ASIC Analog Design Engineer - REF79515L

@ Continental, ๐Ÿ“China ๐Ÿ‡จ๐Ÿ‡ณ

Staff Engineer, Digital IC Design

@ Marvell Technology, ๐Ÿ“China ๐Ÿ‡จ๐Ÿ‡ณ

ASIC Design Verification Engineer, Annapurna Labs

@ Amazon, ๐Ÿ“China ๐Ÿ‡จ๐Ÿ‡ณ

ASIC Design Verification Engineer, Annapurna Labs

@ Amazon, ๐Ÿ“China ๐Ÿ‡จ๐Ÿ‡ณ

ASIC RTL Engineer, Annapurna Labs

@ Amazon, ๐Ÿ“China ๐Ÿ‡จ๐Ÿ‡ณ

ASIC Physical Design Engineer, Annapurna Labs

@ Amazon, ๐Ÿ“China ๐Ÿ‡จ๐Ÿ‡ณ

ASIC RTL Engineer, Annapurna Labs

@ Amazon, ๐Ÿ“China ๐Ÿ‡จ๐Ÿ‡ณ

  • Employment

    โฑ๏ธŽ full-time

  • Experience

    ๐Ÿง™โ€โ™‚๏ธ senior

  • Skills
  • Industry
  • Find similar jobs

    Senior ASIC Timing Engineer

    @ NVIDIA, ๐Ÿ“China ๐Ÿ‡จ๐Ÿ‡ณ

    Senior ASIC Timing Engineer

    @ NVIDIA, ๐Ÿ“China ๐Ÿ‡จ๐Ÿ‡ณ

    CPU Physical Design Principal Engineer

    @ Qualcomm, ๐Ÿ“China ๐Ÿ‡จ๐Ÿ‡ณ

    ASIC Analog Design Engineer - REF79515L

    @ Continental, ๐Ÿ“China ๐Ÿ‡จ๐Ÿ‡ณ

    Staff Engineer, Digital IC Design

    @ Marvell Technology, ๐Ÿ“China ๐Ÿ‡จ๐Ÿ‡ณ

    ASIC Design Verification Engineer, Annapurna Labs

    @ Amazon, ๐Ÿ“China ๐Ÿ‡จ๐Ÿ‡ณ

    ASIC Design Verification Engineer, Annapurna Labs

    @ Amazon, ๐Ÿ“China ๐Ÿ‡จ๐Ÿ‡ณ

    ASIC RTL Engineer, Annapurna Labs

    @ Amazon, ๐Ÿ“China ๐Ÿ‡จ๐Ÿ‡ณ

    ASIC Physical Design Engineer, Annapurna Labs

    @ Amazon, ๐Ÿ“China ๐Ÿ‡จ๐Ÿ‡ณ

    ASIC RTL Engineer, Annapurna Labs

    @ Amazon, ๐Ÿ“China ๐Ÿ‡จ๐Ÿ‡ณ

Remote Work
Post time
Level
Employment
Industry
Apply Now โ†—