Design Verification Engineer

Greeting form Globex Digital..!

Please find the job description for _Design Verification Engineer interested please revert back with updated resume.

JD: Design Verification Engineer

Experience: 5-15 Years

Location: Bangalore, Hyderabad

Mode: Full Time

NP: Immediate-90days

JD DesignVerification

Understanding the business requirements and functional specifications of the IPs, subsystems and SOC

Creating VerificationEnvironment Architecture document

Reviewing and Revising: working towards meeting agreed upon acceptance criteria

Developing code in System Verilog, UVM (Universal VerificationMethodology), C for Unit, Subsystem and SOC level verification

Performing RTL simulations using Synopsys and Cadence simulators

Debugging and resolving problems found by simulations .Performance test plan development and maintenance

Development of transactors, monitors and models for performance verification.

Implement performance verificationflow including monitoring, synchronization, reporting and self-checking mechanisms

Provide full report of performance metrics and bottlenecks

Tracking tickets and code releases using Bug Tracking tool and GIT

Performing UPF (Unified Power Format) based Power Aware simulations

Coding of Assertion and Functional Coverage bins in SVA (System Verilog Assertions)

Code Functional Coverage Closure

Performing Gate Level simulations .Preparing and conducting reviews of VerificationSign-off documents to ensure SOC tape-out quality

Thanks Regards,

Rahul|Senior HR Executive (TA)

Email: [email protected]

www.globexdigitalcorp.com

This job is provided by Shine.com