What You’ll Be Doing
- Develop test plans, tests and verification infrastructure for verifying high-speed Clocking logic, including many aspects: function, DFT, circuit, power, physical design constraints, and etc. You would need to comprehend the functional, test and timing modes for clocks RTL and verify the modes before RTL delivery.
- You will collaborate with other verification engineers and provide creative solutions to reuse programming sequences across various verification hierarchies.
- Build verification environment using SV/UVM methodology Build reusable bus functional models, monitors, checkers and scoreboards
- Drive coverage driven verification closure
- Work with architects, designers and post-silicon teams.
-
Methodology development for above tasks.
- BS / MS in electrical / computer engineering and related with 1+ years of ASIC verification experience.
- Unit/Sub-system/SOC level verification experience
- Strong programming skills in Perl/Python and C/C++, Verilog or SV.
- Your proven knowledge/experience with industry standard verification tools for simulation and debug
- Confirmed debugging and strong analytical skills.
- Familiar with verification methodology, tools and flow.
- Understand ASIC design and timing.
-
Validated excellent interpersonal skills.
- Excellent analytical and problem-solving skills, experience in verification methodologies like UVM is plus.
- Strong prior knowledge/experience in Clocking/Resets verification/DFT knowledge is plus.
- Fluent English (both written and spoken) and excellent communication skills.
-
Good team work spirit, easy to cooperate with team members.
Senior Embedded Software Engineer
@ Embedd 
What we're looking for
At embedd.it, we power hardware-software integration in embedded devices. We turn fragmented semiconductor chip data into configurable digital twins, then deterministically generate code, tests, and documentation – making integration faster, cheaper, and resilient to supply chain shocks.
We’re looking for a true legend – someone with abstract thinking and deep expertise in low-level software development. You’ll build vendor-agnostic tooling for MCU and peripheral integration to solve hardware-software integration once and for all. We work at the intersection of embedded systems, code generation, compilers, and machine learning. It’s your chance to help redefine how low-level development is done.
Responsibilities
- Drive the architecture of the driver structures and system layout
- Define scalable patterns for cross-architectural integration across bare-metal, Zephyr, Linux, and other environments
- Deconstruct complex SoC device trees and translate hardware descriptions into structured internal models for automated reasoning
- Partner with the ML team to shape data and annotation models for AI-driven data-extraction tooling
Qualifications
- 5+ years of experience in embedded systems development, including bare-metal and RTOS-based systems
- Proficiency in C/C++
- Familiarity with firmware configuration, SoC bring-up, and system-level debugging
- Hands-on experience with code generation tools, or low-level compiler/decompiler/emulator technologies
- Strong background in embedded toolchains: compilers, linkers, debuggers, and build systems
- Python or scripting for automation and tooling is a plus
- Experience with functional-safety standards is a plus
Why embedd.it?
- Dynamic, venture-backed team of engineers challenging the status quo 🚀
- Work at the intersection of embedded systems, code generators, compilers, and ML 🤖
- Unusual challenges requiring out-of-the-box abstract thinking 🧠
- Competitive compensation: cash + equity 💰
- Remote work possible 🌍
About Us
embedd.it is a UK-based startup reinventing embedded development. Our platform transforms unstructured semiconductor data into structured digital twins, enabling automatic generation of drivers, tests, and documentation. We're building a single, traceable source of truth to make integration fast, vendor-agnostic, and future-proof.
Other similar jobs
Senior ASIC Timing Engineer
@ NVIDIA, 📍China 🇨🇳
Senior ASIC Timing Engineer
@ NVIDIA, 📍China 🇨🇳
CPU Physical Design Principal Engineer
@ Qualcomm, 📍China 🇨🇳
ASIC Analog Design Engineer - REF79515L
@ Continental, 📍China 🇨🇳
Staff Engineer, Digital IC Design
@ Marvell Technology, 📍China 🇨🇳
ASIC Design Verification Engineer, Annapurna Labs
@ Amazon, 📍China 🇨🇳
ASIC Design Verification Engineer, Annapurna Labs
@ Amazon, 📍China 🇨🇳
ASIC RTL Engineer, Annapurna Labs
@ Amazon, 📍China 🇨🇳
ASIC Physical Design Engineer, Annapurna Labs
@ Amazon, 📍China 🇨🇳
ASIC RTL Engineer, Annapurna Labs
@ Amazon, 📍China 🇨🇳
-
Employment
⏱︎ full-time
-
Experience
🧙♂️ mid-level
-
Skills
-
Industry
-
Find similar jobs
Senior ASIC Timing Engineer
@ NVIDIA, 📍China 🇨🇳
Senior ASIC Timing Engineer
@ NVIDIA, 📍China 🇨🇳
CPU Physical Design Principal Engineer
@ Qualcomm, 📍China 🇨🇳
ASIC Analog Design Engineer - REF79515L
@ Continental, 📍China 🇨🇳
Staff Engineer, Digital IC Design
@ Marvell Technology, 📍China 🇨🇳
ASIC Design Verification Engineer, Annapurna Labs
@ Amazon, 📍China 🇨🇳
ASIC Design Verification Engineer, Annapurna Labs
@ Amazon, 📍China 🇨🇳
ASIC RTL Engineer, Annapurna Labs
@ Amazon, 📍China 🇨🇳
ASIC Physical Design Engineer, Annapurna Labs
@ Amazon, 📍China 🇨🇳
ASIC RTL Engineer, Annapurna Labs
@ Amazon, 📍China 🇨🇳