Bootstrap

Synopsys Inc

ASIC Digital Verification, Staff Engineer

๐Ÿ“ŒMoreira, Portugal ๐Ÿ‡ต๐Ÿ‡น

โฑ๏ธŽ full-time

๐Ÿง™โ€โ™‚๏ธ mid-level

At Synopsys, weโ€™re at the heart of the innovations that change the way we work and play. Self-driving cars. Artificial Intelligence. The cloud. 5G. The Internet of Things. These breakthroughs are ushering in the Era of Smart Everything. And weโ€™re powering it all with the worldโ€™s most advanced technologies for chip design and software security. If you share our passion for innovation, we want to meet you.

Our Silicon IP business is all about integrating more capabilities into an SoCโ€”faster. We offer the worldโ€™s broadest portfolio of silicon IPโ€”predesigned blocks of logic, memory, interfaces, analog, security, and embedded processors. All to help customers integrate more capabilities. Meet unique performance, power, and size requirements of their target applications. And get differentiated products to market quickly with reduced risk.

ASIC Digital Verification Engineer

As a member of the Synopsys mixed signal IP team you will work with global teams to define and develop testplan, testbench and testcases to verify mixed signal (digital and analog) designs.

Responsibilities:

  • Generates verification specifications.
  • Develop test bench design and test cases.
  • Evaluates and exercises various aspects of the development flow which may include such items as Verilog/SystemVerilog development, functional simulation, constraint development, test planning, behavioral modeling, and verification coverage metrics.
  • Generates documentation for testplans, verification environments, and usage.
  • Participate in evaluation and troubleshooting of digital and mixed signal designs.

Key Qualifications:

  • Candidate should have a proven desire to learn and explore new technologies.
  • Demonstrates good communication skills in English.
  • Demonstrates good analysis and problem-solving skills.
  • Prior knowledge CAD tool for development.
  • Working experience with Verilog and SystemVerilog.
  • Working experience with scripting languages.

Preferred Experience:

  • Understanding of high speed interface protocols such as HBM, DDR, DFI;
  • Understanding of verification methodology such as UVM is a plus
  • Typically requires no a minimum of 2 years of related work experience.
Other similar jobs

Senior ASIC Timing Engineer

@ NVIDIA, ๐Ÿ“Portugal ๐Ÿ‡ต๐Ÿ‡น

Senior ASIC Timing Engineer

@ NVIDIA, ๐Ÿ“Portugal ๐Ÿ‡ต๐Ÿ‡น

CPU Physical Design Principal Engineer

@ Qualcomm, ๐Ÿ“Portugal ๐Ÿ‡ต๐Ÿ‡น

ASIC Analog Design Engineer - REF79515L

@ Continental, ๐Ÿ“Portugal ๐Ÿ‡ต๐Ÿ‡น

Staff Engineer, Digital IC Design

@ Marvell Technology, ๐Ÿ“Portugal ๐Ÿ‡ต๐Ÿ‡น

ASIC Design Verification Engineer, Annapurna Labs

@ Amazon, ๐Ÿ“Portugal ๐Ÿ‡ต๐Ÿ‡น

ASIC Design Verification Engineer, Annapurna Labs

@ Amazon, ๐Ÿ“Portugal ๐Ÿ‡ต๐Ÿ‡น

ASIC RTL Engineer, Annapurna Labs

@ Amazon, ๐Ÿ“Portugal ๐Ÿ‡ต๐Ÿ‡น

ASIC Physical Design Engineer, Annapurna Labs

@ Amazon, ๐Ÿ“Portugal ๐Ÿ‡ต๐Ÿ‡น

ASIC RTL Engineer, Annapurna Labs

@ Amazon, ๐Ÿ“Portugal ๐Ÿ‡ต๐Ÿ‡น

  • Employment

    โฑ๏ธŽ full-time

  • Experience

    ๐Ÿง™โ€โ™‚๏ธ mid-level

  • Skills
  • Industry
  • Find similar jobs

    Senior ASIC Timing Engineer

    @ NVIDIA, ๐Ÿ“Portugal ๐Ÿ‡ต๐Ÿ‡น

    Senior ASIC Timing Engineer

    @ NVIDIA, ๐Ÿ“Portugal ๐Ÿ‡ต๐Ÿ‡น

    CPU Physical Design Principal Engineer

    @ Qualcomm, ๐Ÿ“Portugal ๐Ÿ‡ต๐Ÿ‡น

    ASIC Analog Design Engineer - REF79515L

    @ Continental, ๐Ÿ“Portugal ๐Ÿ‡ต๐Ÿ‡น

    Staff Engineer, Digital IC Design

    @ Marvell Technology, ๐Ÿ“Portugal ๐Ÿ‡ต๐Ÿ‡น

    ASIC Design Verification Engineer, Annapurna Labs

    @ Amazon, ๐Ÿ“Portugal ๐Ÿ‡ต๐Ÿ‡น

    ASIC Design Verification Engineer, Annapurna Labs

    @ Amazon, ๐Ÿ“Portugal ๐Ÿ‡ต๐Ÿ‡น

    ASIC RTL Engineer, Annapurna Labs

    @ Amazon, ๐Ÿ“Portugal ๐Ÿ‡ต๐Ÿ‡น

    ASIC Physical Design Engineer, Annapurna Labs

    @ Amazon, ๐Ÿ“Portugal ๐Ÿ‡ต๐Ÿ‡น

    ASIC RTL Engineer, Annapurna Labs

    @ Amazon, ๐Ÿ“Portugal ๐Ÿ‡ต๐Ÿ‡น

Remote Work
Post time
Level
Employment
Industry
Apply Now โ†—