https://www.synopsys.com/designware-ip/processor-solutions.html
ASIC Digital R&D Engineer
Key responsibilities:
- To develop and maintain our micro-processor hardware IP including specification, implementation, verification & FPGA validation
- To optimize designs for performance, area and power
- To develop new tests for hardware IP verification/validation and improve functional/code coverage by using state-of-the-art verification/validation methodology
-
Interact with tools, modeling and simulation teams globally to deliver optimized solutions for our customers
- Strong desire to work with embedded processors or processor-based systems
- Knowledge of HDL design and ideally, RISC architectures, DSP, AI, multi-core, etc.
- Understanding of design/verification languages such as, SystemVerilog, Verilog
- Knowledge of tools such as, RTL Simulators, e.g. VCS
- Familiar with FPGA design flow and tools (Synplify, Vivado, Quartus), including constraint setup, synthesis, P&R and timing closure
- Scripting/programming skill in assembler, C, Tcl, Perl/Csh desired
- Good analysis and problem-solving skills
- Excellent written and verbal skills including: Written and spoken English, Detailed status reporting; Ability to present results to the program management teams
Senior Embedded Software Engineer
@ Embedd 
What we're looking for
At embedd.it, we power hardware-software integration in embedded devices. We turn fragmented semiconductor chip data into configurable digital twins, then deterministically generate code, tests, and documentation – making integration faster, cheaper, and resilient to supply chain shocks.
We’re looking for a true legend – someone with abstract thinking and deep expertise in low-level software development. You’ll build vendor-agnostic tooling for MCU and peripheral integration to solve hardware-software integration once and for all. We work at the intersection of embedded systems, code generation, compilers, and machine learning. It’s your chance to help redefine how low-level development is done.
Responsibilities
- Drive the architecture of the driver structures and system layout
- Define scalable patterns for cross-architectural integration across bare-metal, Zephyr, Linux, and other environments
- Deconstruct complex SoC device trees and translate hardware descriptions into structured internal models for automated reasoning
- Partner with the ML team to shape data and annotation models for AI-driven data-extraction tooling
Qualifications
- 5+ years of experience in embedded systems development, including bare-metal and RTOS-based systems
- Proficiency in C/C++
- Familiarity with firmware configuration, SoC bring-up, and system-level debugging
- Hands-on experience with code generation tools, or low-level compiler/decompiler/emulator technologies
- Strong background in embedded toolchains: compilers, linkers, debuggers, and build systems
- Python or scripting for automation and tooling is a plus
- Experience with functional-safety standards is a plus
Why embedd.it?
- Dynamic, venture-backed team of engineers challenging the status quo 🚀
- Work at the intersection of embedded systems, code generators, compilers, and ML 🤖
- Unusual challenges requiring out-of-the-box abstract thinking 🧠
- Competitive compensation: cash + equity 💰
- Remote work possible 🌍
About Us
embedd.it is a UK-based startup reinventing embedded development. Our platform transforms unstructured semiconductor data into structured digital twins, enabling automatic generation of drivers, tests, and documentation. We're building a single, traceable source of truth to make integration fast, vendor-agnostic, and future-proof.
Other similar jobs
Senior ASIC Timing Engineer
@ NVIDIA, 📍China 🇨🇳
Senior ASIC Timing Engineer
@ NVIDIA, 📍China 🇨🇳
CPU Physical Design Principal Engineer
@ Qualcomm, 📍China 🇨🇳
ASIC Analog Design Engineer - REF79515L
@ Continental, 📍China 🇨🇳
Staff Engineer, Digital IC Design
@ Marvell Technology, 📍China 🇨🇳
ASIC Design Verification Engineer, Annapurna Labs
@ Amazon, 📍China 🇨🇳
ASIC Design Verification Engineer, Annapurna Labs
@ Amazon, 📍China 🇨🇳
ASIC RTL Engineer, Annapurna Labs
@ Amazon, 📍China 🇨🇳
ASIC Physical Design Engineer, Annapurna Labs
@ Amazon, 📍China 🇨🇳
ASIC RTL Engineer, Annapurna Labs
@ Amazon, 📍China 🇨🇳
-
Employment
⏱︎ full-time
-
Experience
🧙♂️ senior
-
Skills
-
Industry
-
Find similar jobs
Senior ASIC Timing Engineer
@ NVIDIA, 📍China 🇨🇳
Senior ASIC Timing Engineer
@ NVIDIA, 📍China 🇨🇳
CPU Physical Design Principal Engineer
@ Qualcomm, 📍China 🇨🇳
ASIC Analog Design Engineer - REF79515L
@ Continental, 📍China 🇨🇳
Staff Engineer, Digital IC Design
@ Marvell Technology, 📍China 🇨🇳
ASIC Design Verification Engineer, Annapurna Labs
@ Amazon, 📍China 🇨🇳
ASIC Design Verification Engineer, Annapurna Labs
@ Amazon, 📍China 🇨🇳
ASIC RTL Engineer, Annapurna Labs
@ Amazon, 📍China 🇨🇳
ASIC Physical Design Engineer, Annapurna Labs
@ Amazon, 📍China 🇨🇳
ASIC RTL Engineer, Annapurna Labs
@ Amazon, 📍China 🇨🇳