ASIC Design Verification Engineer
Qualitest ↗
📍 London, United Kingdom 🇬🇧
full-time
senior
remote
Expired
Posted —
This job posting has expired
View All ASIC Design Engineer Jobs
Key Skills
SystemVerilogUVMPythonPerlARM
Industry
SemiconductorConsumer Electronics
Job Description
Digital Verification Engineer - Remote
Job Description : Ensure the functional correctness, performance, and adherence to specifications for complex digital ASIC Core/IP designs. This role focuses on deep, unit, and core-level verification.
Responsibilities
Job Description : Ensure the functional correctness, performance, and adherence to specifications for complex digital ASIC Core/IP designs. This role focuses on deep, unit, and core-level verification.
Responsibilities
- Develop comprehensive Core Verification Plans based on the unit's micro-architecture and design specification.
- Develop: Architect and implement reusable, robust verification environments using System Verilog/UVM.
- Test: Create and execute constrained-random and directed tests to achieve high functional and code coverage for the core unit.
- Debug: Analyze simulation results, debug complex failures, and collaborate with the design team to root-cause and fix issues.
-
Automate: Develop and maintain scripts (Python/Perl) to enhance the verification flow and regression management.
- SystemVerilog/UVM expertise is mandatory.
- At least 7 years of hands-on expertise.
- Strong grasp of digital logic design and verification methodologies.
- Experience verifying digital systems using standard IP components/interconnects (e.g., microprocessor cores, hierarchical memory subsystems). Proven ability to work autonomously and demonstrate technical confidence when engaging with, and providing constructive feedback to, FE RTL design teams and CPU/IP micro-architects.
- Project experience with ARM based ecosystem components
- M7, Coresight, NIC, and other AMBA bus interconnects
- Familiarity with AMBA bus protocols and SoC system debug infrastructure
- Strong experience with micro-architecture, Verilog/ SystemVerilog, Synthesis, timing constraints development, Lint , CDC checks
- Understanding of SoC interfaces like QSPI, UART, GPIOs
- Proficiency with industry-standard EDA simulation and debug tools.
- Solid abilities in debugging and root-cause analysis.
- Experience with scripting (Python, Perl).
- Excellent written and verbal communication skills in English are required.
Similar Jobs
Key Skills
SystemVerilogUVMPythonPerlARM
Industry
SemiconductorConsumer Electronics