Bootstrap

格兰菲智能科技有限公司

ASIC Design Engineer (2026届)

📌Shanghai, China 🇨🇳

⏱︎ full-time

🧙‍♂️ mid-level

该职位来源于猎聘 【职责】

  • Develop advanced Computer Graphics Processor System
  • Perform RTL design and verification -- including RTL coding, module/system level simulation, coverage analysis and improvement;
  • Timing, Performance, Power, Area analysis and improvement, completion of signoff tasks according to the signoff checklists;
  • DC/DFT/STA/FV. 【要求】
  • MS in CS/EE/ME, familiar with ASIC design and verification flows.
  • Familiar with design/verification languages (Verilog, SystemVerilog, C++ etc.) and common used EDA tools such as Xcelium, VCS, Verdi and Design Compiler.
  • Knowledge of script language such as Makefile, TCL, shell, Python, Perl is desired.
  • Hands on experience in design/verification (test plan, test bench, assertions, debugging, code coverage etc.) is a plus.
  • GPU related knowledge or experience is a plus.
  • Good English reading/writing and communication skills.
Other similar jobs

Senior ASIC Timing Engineer

@ NVIDIA, 📍China 🇨🇳

Senior ASIC Timing Engineer

@ NVIDIA, 📍China 🇨🇳

CPU Physical Design Principal Engineer

@ Qualcomm, 📍China 🇨🇳

ASIC Analog Design Engineer - REF79515L

@ Continental, 📍China 🇨🇳

Staff Engineer, Digital IC Design

@ Marvell Technology, 📍China 🇨🇳

ASIC Design Verification Engineer, Annapurna Labs

@ Amazon, 📍China 🇨🇳

ASIC Design Verification Engineer, Annapurna Labs

@ Amazon, 📍China 🇨🇳

ASIC RTL Engineer, Annapurna Labs

@ Amazon, 📍China 🇨🇳

ASIC Physical Design Engineer, Annapurna Labs

@ Amazon, 📍China 🇨🇳

ASIC RTL Engineer, Annapurna Labs

@ Amazon, 📍China 🇨🇳

  • Employment

    ⏱︎ full-time

  • Experience

    🧙‍♂️ mid-level

  • Skills
  • Industry
  • Find similar jobs

    Senior ASIC Timing Engineer

    @ NVIDIA, 📍China 🇨🇳

    Senior ASIC Timing Engineer

    @ NVIDIA, 📍China 🇨🇳

    CPU Physical Design Principal Engineer

    @ Qualcomm, 📍China 🇨🇳

    ASIC Analog Design Engineer - REF79515L

    @ Continental, 📍China 🇨🇳

    Staff Engineer, Digital IC Design

    @ Marvell Technology, 📍China 🇨🇳

    ASIC Design Verification Engineer, Annapurna Labs

    @ Amazon, 📍China 🇨🇳

    ASIC Design Verification Engineer, Annapurna Labs

    @ Amazon, 📍China 🇨🇳

    ASIC RTL Engineer, Annapurna Labs

    @ Amazon, 📍China 🇨🇳

    ASIC Physical Design Engineer, Annapurna Labs

    @ Amazon, 📍China 🇨🇳

    ASIC RTL Engineer, Annapurna Labs

    @ Amazon, 📍China 🇨🇳

Remote Work
Post time
Level
Employment
Industry
Apply Now ↗