Meet the Team

Join the Silicon One Team at Cisco in Armenia, a group at the forefront of developing Cisco's groundbreaking silicon architecture. We are a collaborative unit focused on pushing the boundaries of ASIC design for advanced process nodes. As part of our team, you will contribute to defining innovative Physical Design methodologies and creating robust flows essential for developing our complex chips. You will also have the opportunity to work firsthand with the Physical Design of intricate chip partitions.

Your Impact

This role offers a unique opportunity to make a significant impact by shaping the future of networking innovation within the Cisco Silicon One initiative. As a key technical leader, you will drive the development of next-generation silicon architectures, guiding your team in delivering solutions that power advanced global networks. If you are passionate about leading across diverse technical domains and inspiring innovation, this position is for you. You will spearhead collaboration across multiple teams, mentor engineers, and influence the evolution of physical design strategies that set new industry standards. Your expertise will be instrumental in ensuring the successful delivery and continuous improvement of Cisco's most advanced silicon solutions.

What you'll do

• Taking part in all aspects of digital design, from micro-architecture to RTL design and qualification.
• Sub-system/SoC integration and verification.
• Review/enhancement of RTL codes.
• Improve flows and methodologies to streamline IP/SoC development and integration.
• Work closely with the verification team for complex debugs to resolve verification failures.
• Close interaction with the physical design team to reach better physical design QoR.
  
  

Minimum Qualifications

• 6+ years of industry experience in ASIC digital design.
• Proficient in Verilog/System Verilog coding.
• Experience with front-end tools (Verilog simulators, linting, CDC checkers, synthesis, formal verification).
• Experience with industry standard interface protocols such as AMBA(AXI, APB, AHB), JTAG etc, memories.
• Ability to write scripts using Python, Tcl, Make.
  
  

Preferred Qualifications:

• Familiarity with power optimization techniques, power intent (UPF), power estimation.
• Familiarity with DFT/MBIST is a plus.
• Good communication skills, self-motivated and well-organized.
  
  

#WeAreCisco

#WeAreCisco where every individual brings their unique skills and perspectives together to pursue our purpose of powering an inclusive future for all.

Our passion is connection—we celebrate our employees’ diverse set of backgrounds and focus on unlocking potential. Cisconians often experience one company, many careers where learning and development are encouraged and supported at every stage. Our technology, tools, and culture pioneered hybrid work trends, allowing all to not only give their best, but be their best.

We understand our outstanding opportunity to bring communities together and at the heart of that is our people. One-third of Cisconians collaborate in our 30 employee resource organizations, called Inclusive Communities, to connect, foster belonging, learn to be informed allies, and make a difference. Dedicated paid time off to volunteer—80 hours each year—allows us to give back to causes we are passionate about, and nearly 86% do!

Our purpose, driven by our people, is what makes us the worldwide leader in technology that powers the internet. Helping our customers reimagine their applications, secure their enterprise, transform their infrastructure, and meet their sustainability goals is what we do best. We ensure that every step we take is a step towards a more inclusive future for all. Take your next step and be you, with us!