We are seeking an experienced RTL Engineer with strong expertise in PCIe Gen5 to Gen8. The candidate will be responsible for design, development, and verification of PCIe RTL blocks, ensuring compliance with industry standards and seamless integration with system architectures.
Key Responsibilities
Design and implement RTL for PCIe Gen5–Gen8.
Optimize and validate PCIe protocol-level functionality.
Debug and resolve issues related to PCIe communication.
Collaborate with hardware and system teams for integration.
Ensure design meets performance, timing, and compliance requirements.