Bootstrap

Synopsys Inc

ASIC Verification, Principal Engineer

๐Ÿ“ŒNoida, India ๐Ÿ‡ฎ๐Ÿ‡ณ

โฑ๏ธŽ full-time

๐Ÿง™โ€โ™‚๏ธ principal

We Are:

At Synopsys, we drive the innovations that shape the way we live and connect. Our technology is central to the Era of Pervasive Intelligence, from self-driving cars to learning machines. We lead in chip design, verification, and IP integration, empowering the creation of high-performance silicon chips and software content. Join us to transform the future through continuous technological innovation.

You Are:

An experienced and visionary ASIC Verification Engineer, Architect who is passionate about driving the future of semiconductor technology. You possess deep functional knowledge and expertise in verification methodologies, and you thrive in an environment where you can influence and implement strategic goals. Your background includes a comprehensive understanding of serial protocols such as PCIe/CXL, UCIe etc. You can define and execute Testbench architecture for protocols such as PCIe/CXL. You are a proactive problem solver, capable of working with minimal oversight, and you excel in communicating complex technical concepts to a diverse audience. Your leadership skills enable you to guide and mentor teams, fostering innovation and excellence in all your projects.

What Youโ€™ll Be Doing:

  • Defining and developing ASIC RTL verification at both chip and block levels.
  • Creating and executing verification plans for complex digital designs, particularly focusing on PCIe/CXL protocols.
  • Collaborating with cross-functional teams to ensure seamless integration and functionality of designs.
  • Utilizing advanced verification methodologies and tools to achieve high-quality results.
  • Mentoring and guiding junior engineers, promoting best practices, and fostering a culture of continuous improvement.
  • Communicating with internal and external stakeholders to align on project goals and deliverables.

The Impact You Will Have:

  • Enhancing the reliability and performance of Synopsysโ€™ digital verification processes.
  • Improving time-to-market for robust Synopsys Interface IP controller through efficient verification methodologies.
  • Mentoring and nurturing a highly skilled verification team, elevating overall project quality.
  • Influencing strategic decisions that shape the future of Synopsysโ€™ capabilities.
  • Ensuring that Synopsys remains a leader in the semiconductor industry through continuous technological advancements.

What Youโ€™ll Need:

  • Extensive experience in ASIC RTL verification.
  • In-depth knowledge of PCIe, CXL , UCIe and similar IO protocols.
  • Proficiency in advanced digital design verification tools and methodologies.
  • Strong problem-solving skills and the ability to work independently.
  • Excellent communication skills for effective collaboration with diverse teams.
  • Experience of 15+ years in relevant domain.

Who You Are:

  • A mentor who fosters talent and encourages innovation.
  • A proactive problem solver who thrives in complex environments.
  • An effective communicator with the ability to convey technical concepts to a broad audience.
  • A team player who values collaboration and diversity.

Inclusion and Diversity are important to us. Synopsys considers all applicants for employment without regard to race, color, religion, national origin, gender, sexual orientation, gender identity, age, military veteran status, or disability.
Other similar jobs

Senior ASIC Timing Engineer

@ NVIDIA, ๐Ÿ“India ๐Ÿ‡ฎ๐Ÿ‡ณ

Senior ASIC Timing Engineer

@ NVIDIA, ๐Ÿ“India ๐Ÿ‡ฎ๐Ÿ‡ณ

CPU Physical Design Principal Engineer

@ Qualcomm, ๐Ÿ“India ๐Ÿ‡ฎ๐Ÿ‡ณ

ASIC Analog Design Engineer - REF79515L

@ Continental, ๐Ÿ“India ๐Ÿ‡ฎ๐Ÿ‡ณ

Staff Engineer, Digital IC Design

@ Marvell Technology, ๐Ÿ“India ๐Ÿ‡ฎ๐Ÿ‡ณ

ASIC Design Verification Engineer, Annapurna Labs

@ Amazon, ๐Ÿ“India ๐Ÿ‡ฎ๐Ÿ‡ณ

ASIC Design Verification Engineer, Annapurna Labs

@ Amazon, ๐Ÿ“India ๐Ÿ‡ฎ๐Ÿ‡ณ

ASIC RTL Engineer, Annapurna Labs

@ Amazon, ๐Ÿ“India ๐Ÿ‡ฎ๐Ÿ‡ณ

ASIC Physical Design Engineer, Annapurna Labs

@ Amazon, ๐Ÿ“India ๐Ÿ‡ฎ๐Ÿ‡ณ

ASIC RTL Engineer, Annapurna Labs

@ Amazon, ๐Ÿ“India ๐Ÿ‡ฎ๐Ÿ‡ณ

  • Employment

    โฑ๏ธŽ full-time

  • Experience

    ๐Ÿง™โ€โ™‚๏ธ principal

  • Skills
  • Industry
  • Find similar jobs

    Senior ASIC Timing Engineer

    @ NVIDIA, ๐Ÿ“India ๐Ÿ‡ฎ๐Ÿ‡ณ

    Senior ASIC Timing Engineer

    @ NVIDIA, ๐Ÿ“India ๐Ÿ‡ฎ๐Ÿ‡ณ

    CPU Physical Design Principal Engineer

    @ Qualcomm, ๐Ÿ“India ๐Ÿ‡ฎ๐Ÿ‡ณ

    ASIC Analog Design Engineer - REF79515L

    @ Continental, ๐Ÿ“India ๐Ÿ‡ฎ๐Ÿ‡ณ

    Staff Engineer, Digital IC Design

    @ Marvell Technology, ๐Ÿ“India ๐Ÿ‡ฎ๐Ÿ‡ณ

    ASIC Design Verification Engineer, Annapurna Labs

    @ Amazon, ๐Ÿ“India ๐Ÿ‡ฎ๐Ÿ‡ณ

    ASIC Design Verification Engineer, Annapurna Labs

    @ Amazon, ๐Ÿ“India ๐Ÿ‡ฎ๐Ÿ‡ณ

    ASIC RTL Engineer, Annapurna Labs

    @ Amazon, ๐Ÿ“India ๐Ÿ‡ฎ๐Ÿ‡ณ

    ASIC Physical Design Engineer, Annapurna Labs

    @ Amazon, ๐Ÿ“India ๐Ÿ‡ฎ๐Ÿ‡ณ

    ASIC RTL Engineer, Annapurna Labs

    @ Amazon, ๐Ÿ“India ๐Ÿ‡ฎ๐Ÿ‡ณ

Remote Work
Post time
Level
Employment
Industry
Apply Now โ†—