ASIC Verification Engineer
📌Sunnyvale, United States 🇺🇸
⏱︎ full-time
🧙♂️ mid-level
💰 120000
At Eridan we believe in the power of collaboration and communication to achieve our mission: connect the planet to empower a sustainable, shared future . That mission is possible with our patented transmitter which decreases the cost and power required to roll out 5G by 10x when deployed globally. This is all facilitated through our offices: our Sunnyvale headquarters has big windows (even in the lab!), is walking distance to downtown and the Caltrain, and fits the entire team in the cafeteria for our frequent company parties. Learn more about our mission here.
About the Role:
The ASIC Verification Engineer will play a crucial role in executing a comprehensive test strategy for future ASIC development. You will be part of a team creating automated regression suites, executing verification methodologies, and ensuring seamless integration with design teams to meet critical project milestones.
As our ASIC Verification Engineer, you will:
Test Strategy & Development
- Collaborate with design and other verification engineers to develop and execute test strategies.
- Write testbenches and test cases based on test strategy documents.
- Develop and improve UVM frameworks.
- Deliver an automated regression suite that de-risks next generation chip development.
- Contribute to unit-level and system-level verification deliverables.
- Become a key contributor to Eridan's ASIC verification framework, methodology, and test automation.
-
Implement a verification environment to facilitate testing of the RTL against reference MATLAB and Python models
- Run and automate regression tests.
- Analyze code and functional coverage and provide actionable feedback to the development and verification team.
-
Prepare and present detailed reports on testing outcomes and verification strategies.
- BS or MS in Electrical/Computer Engineering or equivalent.
- 3+ years of experience in ASIC verification.
- Proficiency in SystemVerilog for verification.
- Strong experience with UVM frameworks.
- Familiarity with Cadence Xcelium simulators or similar tools.
-
Detail-oriented with strong analytical and problem-solving skills.
- Experience working on Linux-based systems.
- Knowledge of scripting languages such as Python or TCL.
-
Knowledge of DSP algorithms and Mixed Signal systems.
- Work on new technology that will make a significant impact on global infrastructure
- Ability to learn, develop, and advance within a flexible environment
- Collaborate with smart, passionate, and helpful co-workers
- Celebrate progress company-wide
- Pre-IPO equity
- 401K with automatic match
-
Health, Vision and Dental insurance
Given our anticipated growth, we are open to hiring individuals with varying levels of experience to fill this role. Salary will be commensurate with job-related skills, experience and other relevant factors. The base salary range for the primary location of this role is between $120,000 and $145,000 plus stock options and benefits.
Eridan is an equal opportunity employer. We value and celebrate diversity and are committed to creating an inclusive environment for all employees. Qualified applicants will be considered for employment without regard to race, color, religion, sex, national origin, sexual orientation, gender identity, disability or protected veteran status.
Senior Embedded Software Engineer
@ Embedd 
What we're looking for
At embedd.it, we power hardware-software integration in embedded devices. We turn fragmented semiconductor chip data into configurable digital twins, then deterministically generate code, tests, and documentation – making integration faster, cheaper, and resilient to supply chain shocks.
We’re looking for a true legend – someone with abstract thinking and deep expertise in low-level software development. You’ll build vendor-agnostic tooling for MCU and peripheral integration to solve hardware-software integration once and for all. We work at the intersection of embedded systems, code generation, compilers, and machine learning. It’s your chance to help redefine how low-level development is done.
Responsibilities
- Drive the architecture of the driver structures and system layout
- Define scalable patterns for cross-architectural integration across bare-metal, Zephyr, Linux, and other environments
- Deconstruct complex SoC device trees and translate hardware descriptions into structured internal models for automated reasoning
- Partner with the ML team to shape data and annotation models for AI-driven data-extraction tooling
Qualifications
- 5+ years of experience in embedded systems development, including bare-metal and RTOS-based systems
- Proficiency in C/C++
- Familiarity with firmware configuration, SoC bring-up, and system-level debugging
- Hands-on experience with code generation tools, or low-level compiler/decompiler/emulator technologies
- Strong background in embedded toolchains: compilers, linkers, debuggers, and build systems
- Python or scripting for automation and tooling is a plus
- Experience with functional-safety standards is a plus
Why embedd.it?
- Dynamic, venture-backed team of engineers challenging the status quo 🚀
- Work at the intersection of embedded systems, code generators, compilers, and ML 🤖
- Unusual challenges requiring out-of-the-box abstract thinking 🧠
- Competitive compensation: cash + equity 💰
- Remote work possible 🌍
About Us
embedd.it is a UK-based startup reinventing embedded development. Our platform transforms unstructured semiconductor data into structured digital twins, enabling automatic generation of drivers, tests, and documentation. We're building a single, traceable source of truth to make integration fast, vendor-agnostic, and future-proof.
Other similar jobs
Senior ASIC Timing Engineer
@ NVIDIA, 📍United States 🇺🇸
Senior ASIC Timing Engineer
@ NVIDIA, 📍United States 🇺🇸
CPU Physical Design Principal Engineer
@ Qualcomm, 📍United States 🇺🇸
ASIC Analog Design Engineer - REF79515L
@ Continental, 📍United States 🇺🇸
Staff Engineer, Digital IC Design
@ Marvell Technology, 📍United States 🇺🇸
ASIC Design Verification Engineer, Annapurna Labs
@ Amazon, 📍United States 🇺🇸
ASIC Design Verification Engineer, Annapurna Labs
@ Amazon, 📍United States 🇺🇸
ASIC RTL Engineer, Annapurna Labs
@ Amazon, 📍United States 🇺🇸
ASIC Physical Design Engineer, Annapurna Labs
@ Amazon, 📍United States 🇺🇸
ASIC RTL Engineer, Annapurna Labs
@ Amazon, 📍United States 🇺🇸
-
Employment
⏱︎ full-time
-
Experience
🧙♂️ mid-level
-
Salary
💰 120000
-
Skills
-
Industry
-
Find similar jobs
Senior ASIC Timing Engineer
@ NVIDIA, 📍United States 🇺🇸
Senior ASIC Timing Engineer
@ NVIDIA, 📍United States 🇺🇸
CPU Physical Design Principal Engineer
@ Qualcomm, 📍United States 🇺🇸
ASIC Analog Design Engineer - REF79515L
@ Continental, 📍United States 🇺🇸
Staff Engineer, Digital IC Design
@ Marvell Technology, 📍United States 🇺🇸
ASIC Design Verification Engineer, Annapurna Labs
@ Amazon, 📍United States 🇺🇸
ASIC Design Verification Engineer, Annapurna Labs
@ Amazon, 📍United States 🇺🇸
ASIC RTL Engineer, Annapurna Labs
@ Amazon, 📍United States 🇺🇸
ASIC Physical Design Engineer, Annapurna Labs
@ Amazon, 📍United States 🇺🇸
ASIC RTL Engineer, Annapurna Labs
@ Amazon, 📍United States 🇺🇸