ASIC Digital Design, Staff Engineer
📌Yerevan, Armenia 🇦🇲
⏱︎ full-time
🧙♂️ senior
Main Responsibilities:
- To work on the Die-to-Die protocols for commercial, Enterprise and Automotive applications.
- Knowledge of Standard Specifications/ the functional specifications/ feature enhancements for the product and create architecture and micro-architecture with detailed design documents for some of the components of the design for medium to high complexity functionality.
- Perform Design Tasks – RTL coding, synthesis, CDC/ RDC, debug, verification etc.
- Possible interaction with customers to discuss customers’ needs and specification requirements.
-
The candidate will work in a project and team-oriented environment with teams spread across the sites, worldwide.
- Must have BSEE in EE with 5+ years of relevant experience or MSEE with 3+ years of relevant experience.
- Knowledge of one or more of AMBA protocols. PCIe/CXL or Die-to-Die protocols knowledge is a plus.
- Hands on experience with architecting/ micro-architecture/ detailed design from Functional Specifications. Must have worked on control path-oriented designs like asynchronous FIFO, DMA architectures, SPRAM/ DPRAM interface design, etc.
- Hands on experience with Synthesizable Verilog/ System Verilog RTL coding for ASIC designs and Verification tools.
- Lint, CDC, Synthesis flow and static timing flows, Formal checking, etc. is a must for candidates with design background.
- Experience with Perforce or similar revision control environment.
- Knowledge of Perl/Shell scripts.
- Exposure to quality processes in the context of IP design and verification is an added advantage.
Senior Embedded Software Engineer
@ Embedd 
What we're looking for
At embedd.it, we power hardware-software integration in embedded devices. We turn fragmented semiconductor chip data into configurable digital twins, then deterministically generate code, tests, and documentation – making integration faster, cheaper, and resilient to supply chain shocks.
We’re looking for a true legend – someone with abstract thinking and deep expertise in low-level software development. You’ll build vendor-agnostic tooling for MCU and peripheral integration to solve hardware-software integration once and for all. We work at the intersection of embedded systems, code generation, compilers, and machine learning. It’s your chance to help redefine how low-level development is done.
Responsibilities
- Drive the architecture of the driver structures and system layout
- Define scalable patterns for cross-architectural integration across bare-metal, Zephyr, Linux, and other environments
- Deconstruct complex SoC device trees and translate hardware descriptions into structured internal models for automated reasoning
- Partner with the ML team to shape data and annotation models for AI-driven data-extraction tooling
Qualifications
- 5+ years of experience in embedded systems development, including bare-metal and RTOS-based systems
- Proficiency in C/C++
- Familiarity with firmware configuration, SoC bring-up, and system-level debugging
- Hands-on experience with code generation tools, or low-level compiler/decompiler/emulator technologies
- Strong background in embedded toolchains: compilers, linkers, debuggers, and build systems
- Python or scripting for automation and tooling is a plus
- Experience with functional-safety standards is a plus
Why embedd.it?
- Dynamic, venture-backed team of engineers challenging the status quo 🚀
- Work at the intersection of embedded systems, code generators, compilers, and ML 🤖
- Unusual challenges requiring out-of-the-box abstract thinking 🧠
- Competitive compensation: cash + equity 💰
- Remote work possible 🌍
About Us
embedd.it is a UK-based startup reinventing embedded development. Our platform transforms unstructured semiconductor data into structured digital twins, enabling automatic generation of drivers, tests, and documentation. We're building a single, traceable source of truth to make integration fast, vendor-agnostic, and future-proof.
Other similar jobs
Senior ASIC Timing Engineer
@ NVIDIA, 📍Armenia 🇦🇲
Senior ASIC Timing Engineer
@ NVIDIA, 📍Armenia 🇦🇲
CPU Physical Design Principal Engineer
@ Qualcomm, 📍Armenia 🇦🇲
ASIC Analog Design Engineer - REF79515L
@ Continental, 📍Armenia 🇦🇲
Staff Engineer, Digital IC Design
@ Marvell Technology, 📍Armenia 🇦🇲
ASIC Design Verification Engineer, Annapurna Labs
@ Amazon, 📍Armenia 🇦🇲
ASIC Design Verification Engineer, Annapurna Labs
@ Amazon, 📍Armenia 🇦🇲
ASIC RTL Engineer, Annapurna Labs
@ Amazon, 📍Armenia 🇦🇲
ASIC Physical Design Engineer, Annapurna Labs
@ Amazon, 📍Armenia 🇦🇲
ASIC RTL Engineer, Annapurna Labs
@ Amazon, 📍Armenia 🇦🇲
-
Employment
⏱︎ full-time
-
Experience
🧙♂️ senior
-
Skills
-
Industry
-
Find similar jobs
Senior ASIC Timing Engineer
@ NVIDIA, 📍Armenia 🇦🇲
Senior ASIC Timing Engineer
@ NVIDIA, 📍Armenia 🇦🇲
CPU Physical Design Principal Engineer
@ Qualcomm, 📍Armenia 🇦🇲
ASIC Analog Design Engineer - REF79515L
@ Continental, 📍Armenia 🇦🇲
Staff Engineer, Digital IC Design
@ Marvell Technology, 📍Armenia 🇦🇲
ASIC Design Verification Engineer, Annapurna Labs
@ Amazon, 📍Armenia 🇦🇲
ASIC Design Verification Engineer, Annapurna Labs
@ Amazon, 📍Armenia 🇦🇲
ASIC RTL Engineer, Annapurna Labs
@ Amazon, 📍Armenia 🇦🇲
ASIC Physical Design Engineer, Annapurna Labs
@ Amazon, 📍Armenia 🇦🇲
ASIC RTL Engineer, Annapurna Labs
@ Amazon, 📍Armenia 🇦🇲