Bootstrap

Synopsys Inc

ASIC Digital Design Sr Staff Engineer

๐Ÿ“ŒDublin, Ireland ๐Ÿ‡ฎ๐Ÿ‡ช

โฑ๏ธŽ full-time

๐Ÿง™โ€โ™‚๏ธ senior

hybrid

Everything you need to enable innovation from Silicon to Software is what we make at Synopsys. Weโ€™re proud to be at the heart of the innovations that impact the world and change the way people live. This opportunity offers much more than just an engineering job, this is from Synopsys Solution Group - the top IP provider in the world, where the best IPs with the broadest portfolio and the most advanced technology are created.

If youโ€™re ready to excel, innovate, and pursue a passion in ASIC physical design for IP, Subsystem or SoC, weโ€™d like to welcome you to our Digital Implementation team in Dublin. Location in Ireland is flexible for the right candidates. Preference is office based in Dublin but its not the only option.

With your expertise, together with the industry's most talented professionals in the team, empowered by Synopsys EDA ecosystem, you are fueling the new era of Smart Everything by offering high-speed silicon-proven interface IP solutions in the latest process technology for the most cutting-edge industry vertical including Artificial intelligence, Autonomous Vehicles, High-Performance Compute, Cloud, 5G Mobile and the IoT etc. IPs and subsystems you make will be integrated into tens of millions of SoCs that are used by billions of people.

You will be joining a true global team that has personality, enthusiasm and a fun culture with diversity. You will have all the support you need to grow and develop with us. No matter where you are in your career, the experience and expertise you grow here will put you miles ahead in the career advancement and open the path to all possibilities.

What Youโ€™ll Be Doing

  • Develop a variety of advanced high-performance interface IPs, test chips and subsystem (e.g. Serdes/DDR/HDMI/MIPI/USB etc.) at the latest 7nm/5nm/3nm process nodes.
  • Drive the complete digital implementation from RTL to GDS including Synthesis, Floor Planning, Power Analysis and Planning, CTS, Placement and Routing, STA, EMIR Signoff and Physical Verification.
  • Create physical design methodologies and automation scripts for various implementation steps by leveraging Synopsys EDA ecosystem.
  • Ensure timely incoming and outgoing deliveries, report on project progress, interact and collaborate with multiple cross functional teams and the product team, and provide technical support to customers when needed.

What Youโ€™ll Bring In

  • A relevant degree in Electrical or Computer Engineering, or Computer Science.
  • 8+ years of hands-on experience in ASIC physical implementation and EDA tools.
  • Solid engineering understanding of the underlying concepts of IC design, implementation flows and sign-off methodologies for deep submicron design.
  • Knowledge of industry standard data file formats: Verilog, GDS, LEF, DEF, SDF, LIB, UPF, CPM, CMM.
  • Scripting and programming skills: TCL, Make, Unix Shell, Perl, Python.
  • Good written and verbal communication in English.

It would be amazing if you have

  • Recent contribution to project tape-outs.
  • Understanding of logical bottle necks impacting timing closure and methods to overcome these challenges.
Other similar jobs

Senior ASIC Timing Engineer

@ NVIDIA, ๐Ÿ“Ireland ๐Ÿ‡ฎ๐Ÿ‡ช

Senior ASIC Timing Engineer

@ NVIDIA, ๐Ÿ“Ireland ๐Ÿ‡ฎ๐Ÿ‡ช

CPU Physical Design Principal Engineer

@ Qualcomm, ๐Ÿ“Ireland ๐Ÿ‡ฎ๐Ÿ‡ช

ASIC Analog Design Engineer - REF79515L

@ Continental, ๐Ÿ“Ireland ๐Ÿ‡ฎ๐Ÿ‡ช

Staff Engineer, Digital IC Design

@ Marvell Technology, ๐Ÿ“Ireland ๐Ÿ‡ฎ๐Ÿ‡ช

ASIC Design Verification Engineer, Annapurna Labs

@ Amazon, ๐Ÿ“Ireland ๐Ÿ‡ฎ๐Ÿ‡ช

ASIC Design Verification Engineer, Annapurna Labs

@ Amazon, ๐Ÿ“Ireland ๐Ÿ‡ฎ๐Ÿ‡ช

ASIC RTL Engineer, Annapurna Labs

@ Amazon, ๐Ÿ“Ireland ๐Ÿ‡ฎ๐Ÿ‡ช

ASIC Physical Design Engineer, Annapurna Labs

@ Amazon, ๐Ÿ“Ireland ๐Ÿ‡ฎ๐Ÿ‡ช

ASIC RTL Engineer, Annapurna Labs

@ Amazon, ๐Ÿ“Ireland ๐Ÿ‡ฎ๐Ÿ‡ช

  • Employment

    โฑ๏ธŽ full-time

  • Experience

    ๐Ÿง™โ€โ™‚๏ธ senior

  • Working model

    hybrid

  • Skills
  • Industry
  • Find similar jobs

    Senior ASIC Timing Engineer

    @ NVIDIA, ๐Ÿ“Ireland ๐Ÿ‡ฎ๐Ÿ‡ช

    Senior ASIC Timing Engineer

    @ NVIDIA, ๐Ÿ“Ireland ๐Ÿ‡ฎ๐Ÿ‡ช

    CPU Physical Design Principal Engineer

    @ Qualcomm, ๐Ÿ“Ireland ๐Ÿ‡ฎ๐Ÿ‡ช

    ASIC Analog Design Engineer - REF79515L

    @ Continental, ๐Ÿ“Ireland ๐Ÿ‡ฎ๐Ÿ‡ช

    Staff Engineer, Digital IC Design

    @ Marvell Technology, ๐Ÿ“Ireland ๐Ÿ‡ฎ๐Ÿ‡ช

    ASIC Design Verification Engineer, Annapurna Labs

    @ Amazon, ๐Ÿ“Ireland ๐Ÿ‡ฎ๐Ÿ‡ช

    ASIC Design Verification Engineer, Annapurna Labs

    @ Amazon, ๐Ÿ“Ireland ๐Ÿ‡ฎ๐Ÿ‡ช

    ASIC RTL Engineer, Annapurna Labs

    @ Amazon, ๐Ÿ“Ireland ๐Ÿ‡ฎ๐Ÿ‡ช

    ASIC Physical Design Engineer, Annapurna Labs

    @ Amazon, ๐Ÿ“Ireland ๐Ÿ‡ฎ๐Ÿ‡ช

    ASIC RTL Engineer, Annapurna Labs

    @ Amazon, ๐Ÿ“Ireland ๐Ÿ‡ฎ๐Ÿ‡ช

Remote Work
Post time
Level
Employment
Industry
Apply Now โ†—