We are looking for bright, motivated, innovative, and hardworking engineers to join our top notch
engineering team. You will work closely with marketing, architecture, firmware, physical and layout
teams on full product development cycle from definition to production. You will be challenged and gain
valuable experience towards enhancing a successful career in ASIC design.
You will involve in engineering implementation spec writing from marketing/system requirements, RTL
design and verification, synthesis, static timing analysis. You will either be responsible for block and/or
chip level design and integration.
Job Requirements BSEE/MSEE. Minimum 8 years of experience developing, implementing, and testing
high performance communications/networking ASIC products.
understanding of system design tradeoffs for high volume applications.
Must have good RTL experience including specification, design, verification, and synthesis. Must have
strong UNIX-based EDA tool skills and knowledge of ASIC design flows. Must be familiar with reusable
HDL coding styles and design for high volume manufacture.
Must be efficient in the following skills:
- Verilog/VHDL coding and Lint tools
- Synthesis using Synopsys tool suite
- Timing Analysis using Synopsys Primetime tool
- Formal Verification
- DFT concepts of Scan, BIST.
-
Strong Perl and Tcl scripting skill
Senior Embedded Software Engineer
@ Embedd 
What we're looking for
At embedd.it, we power hardware-software integration in embedded devices. We turn fragmented semiconductor chip data into configurable digital twins, then deterministically generate code, tests, and documentation – making integration faster, cheaper, and resilient to supply chain shocks.
We’re looking for a true legend – someone with abstract thinking and deep expertise in low-level software development. You’ll build vendor-agnostic tooling for MCU and peripheral integration to solve hardware-software integration once and for all. We work at the intersection of embedded systems, code generation, compilers, and machine learning. It’s your chance to help redefine how low-level development is done.
Responsibilities
- Drive the architecture of the driver structures and system layout
- Define scalable patterns for cross-architectural integration across bare-metal, Zephyr, Linux, and other environments
- Deconstruct complex SoC device trees and translate hardware descriptions into structured internal models for automated reasoning
- Partner with the ML team to shape data and annotation models for AI-driven data-extraction tooling
Qualifications
- 5+ years of experience in embedded systems development, including bare-metal and RTOS-based systems
- Proficiency in C/C++
- Familiarity with firmware configuration, SoC bring-up, and system-level debugging
- Hands-on experience with code generation tools, or low-level compiler/decompiler/emulator technologies
- Strong background in embedded toolchains: compilers, linkers, debuggers, and build systems
- Python or scripting for automation and tooling is a plus
- Experience with functional-safety standards is a plus
Why embedd.it?
- Dynamic, venture-backed team of engineers challenging the status quo 🚀
- Work at the intersection of embedded systems, code generators, compilers, and ML 🤖
- Unusual challenges requiring out-of-the-box abstract thinking 🧠
- Competitive compensation: cash + equity 💰
- Remote work possible 🌍
About Us
embedd.it is a UK-based startup reinventing embedded development. Our platform transforms unstructured semiconductor data into structured digital twins, enabling automatic generation of drivers, tests, and documentation. We're building a single, traceable source of truth to make integration fast, vendor-agnostic, and future-proof.
Other similar jobs
Senior ASIC Timing Engineer
@ NVIDIA, 📍Bulgaria 🇧🇬
Senior ASIC Timing Engineer
@ NVIDIA, 📍Bulgaria 🇧🇬
CPU Physical Design Principal Engineer
@ Qualcomm, 📍Bulgaria 🇧🇬
ASIC Analog Design Engineer - REF79515L
@ Continental, 📍Bulgaria 🇧🇬
Staff Engineer, Digital IC Design
@ Marvell Technology, 📍Bulgaria 🇧🇬
ASIC Design Verification Engineer, Annapurna Labs
@ Amazon, 📍Bulgaria 🇧🇬
ASIC Design Verification Engineer, Annapurna Labs
@ Amazon, 📍Bulgaria 🇧🇬
ASIC RTL Engineer, Annapurna Labs
@ Amazon, 📍Bulgaria 🇧🇬
ASIC Physical Design Engineer, Annapurna Labs
@ Amazon, 📍Bulgaria 🇧🇬
ASIC RTL Engineer, Annapurna Labs
@ Amazon, 📍Bulgaria 🇧🇬
-
Employment
⏱︎ full-time
-
Experience
🧙♂️ senior
-
Skills
-
Industry
-
Find similar jobs
Senior ASIC Timing Engineer
@ NVIDIA, 📍Bulgaria 🇧🇬
Senior ASIC Timing Engineer
@ NVIDIA, 📍Bulgaria 🇧🇬
CPU Physical Design Principal Engineer
@ Qualcomm, 📍Bulgaria 🇧🇬
ASIC Analog Design Engineer - REF79515L
@ Continental, 📍Bulgaria 🇧🇬
Staff Engineer, Digital IC Design
@ Marvell Technology, 📍Bulgaria 🇧🇬
ASIC Design Verification Engineer, Annapurna Labs
@ Amazon, 📍Bulgaria 🇧🇬
ASIC Design Verification Engineer, Annapurna Labs
@ Amazon, 📍Bulgaria 🇧🇬
ASIC RTL Engineer, Annapurna Labs
@ Amazon, 📍Bulgaria 🇧🇬
ASIC Physical Design Engineer, Annapurna Labs
@ Amazon, 📍Bulgaria 🇧🇬
ASIC RTL Engineer, Annapurna Labs
@ Amazon, 📍Bulgaria 🇧🇬