We care deeply about transforming lives with AMD technology to enrich our industry, our communities, and the world. Our mission is to build great products that accelerate next-generation computing experiences - the building blocks for the data center, artificial intelligence, PCs, gaming and embedded. Underpinning our mission is the AMD culture. We push the limits of innovation to solve the world’s most important challenges. We strive for execution excellence while being direct, humble, collaborative, and inclusive of diverse perspectives.
AMD together we advance_
Silicon RTL Design Engineer
The Role
An RTL Design Engineering role in our Security IP (SECIP) team, where a large number of individual embedded micro-processor (MP) subsystems and associated hardware accelerators vital to improve subsystems performance and functionality are designed and verified. These subsystem IPs provide high performance functions to System on Chip (SoC) products across all AMD business units such as client computers, servers, discrete graphics, and gaming. Our design engineers will work on block level RTL design and/or subsystem level integration for a variety of embedded MP subsystems. Your expertise will impact security policy management, cryptography, data compression, high throughput DMA, power management, and many other subsystem applications.
The Person
A talented hardware RTL design engineer with strong records of technical ownership and execution to drive block level IP and/or MP subsystems design and associated verification assignments to completion. A forward-thinking engineer who tends to optimize/improve the workflow, anticipate/analyze/resolve technical issues, enjoy a competitive pace while empowering and mentoring team members. A strong written and verbal communicator with strong problem solving and attention to detail skills along with professional interpersonal communication capability.
Key Responsibilities
- Develop and maintain block level RTL IP and MP subsystems’ feature spec, micro-architecture, synthesizable RTL design methodology and infrastructure
- Develop and debug RTL designs using C-DPI directed test methodology, and/or using verification team’s testbenches and tests, and achieve design feature closure (feature spec vs. coverage metrics)
- Triage regressions, debug specific simulations, analyze coverage, and work/resolve technical issues with design, verification, and other teams to achieve design feature and design rule closures (linting, timing, DFT, DFP and other rules)
- Participate in verification testbench and test plan specification, influence testbench architecture development (design for verification aspect), review and improve feature and coverage test plans
- Debug and resolve integration issues with SoC Integration, SoC DV and post-silicon validation teams
-
Provide technical leadership in IP functionality and design methodology development as well as critical problem resolution if as advanced level team members
- BSc with a minimum of 5 years of relevant experience; or MSc with a minimum of 3 years; or PhD in a directly related research area and a minimum of 1 equivalent year
- Proven understanding of CPU and MP subsystem architecture, datapath accelerator RTL microarchitecture, as well as FPGA based simulation or emulation methodology
- Proficient in Verilog, System Verilog (an extra asset), and scripting (using Tcl, Ruby, Perl, Python and Makefile)
- Excellent knowledge about state-of-art RTL design and verification methodology and best practices, and C-DPI test design
- Excellent understanding of standard bus/interface protocols (i.e. AXI, AHB, AMBA)
- Proven experience with ASIC design tools: synthesis, linting, simulation, debugging, power aware simulation, etc.
-
Relevant design domain specific knowledge and technical leadership capability required for advanced level candidates
- Bachelor's Degree or Master's Degree in Electrical Engineering, Computer Engineering, or Computer Science, or possibly a related field
-
Master's Degree preferred
AMD does not accept unsolicited resumes from headhunters, recruitment agencies, or fee-based recruitment services. AMD and its subsidiaries are equal opportunity, inclusive employers and will consider all applicants without regard to age, ancestry, color, marital status, medical condition, mental or physical disability, national origin, race, religion, political and/or third-party affiliation, sex, pregnancy, sexual orientation, gender identity, military or veteran status, or any other characteristic protected by law. We encourage applications from all qualified candidates and will accommodate applicants’ needs under the respective laws throughout all stages of the recruitment and selection process.
Senior Embedded Software Engineer
@ Embedd 
What we're looking for
At embedd.it, we power hardware-software integration in embedded devices. We turn fragmented semiconductor chip data into configurable digital twins, then deterministically generate code, tests, and documentation – making integration faster, cheaper, and resilient to supply chain shocks.
We’re looking for a true legend – someone with abstract thinking and deep expertise in low-level software development. You’ll build vendor-agnostic tooling for MCU and peripheral integration to solve hardware-software integration once and for all. We work at the intersection of embedded systems, code generation, compilers, and machine learning. It’s your chance to help redefine how low-level development is done.
Responsibilities
- Drive the architecture of the driver structures and system layout
- Define scalable patterns for cross-architectural integration across bare-metal, Zephyr, Linux, and other environments
- Deconstruct complex SoC device trees and translate hardware descriptions into structured internal models for automated reasoning
- Partner with the ML team to shape data and annotation models for AI-driven data-extraction tooling
Qualifications
- 5+ years of experience in embedded systems development, including bare-metal and RTOS-based systems
- Proficiency in C/C++
- Familiarity with firmware configuration, SoC bring-up, and system-level debugging
- Hands-on experience with code generation tools, or low-level compiler/decompiler/emulator technologies
- Strong background in embedded toolchains: compilers, linkers, debuggers, and build systems
- Python or scripting for automation and tooling is a plus
- Experience with functional-safety standards is a plus
Why embedd.it?
- Dynamic, venture-backed team of engineers challenging the status quo 🚀
- Work at the intersection of embedded systems, code generators, compilers, and ML 🤖
- Unusual challenges requiring out-of-the-box abstract thinking 🧠
- Competitive compensation: cash + equity 💰
- Remote work possible 🌍
About Us
embedd.it is a UK-based startup reinventing embedded development. Our platform transforms unstructured semiconductor data into structured digital twins, enabling automatic generation of drivers, tests, and documentation. We're building a single, traceable source of truth to make integration fast, vendor-agnostic, and future-proof.
Other similar jobs
Senior Engineer - RTL Design
@ Alphawave Semi, 📍Canada 🇨🇦
RTL Power/ Design Engineer
@ AMD, 📍Canada 🇨🇦
RTL Engineer- CPU Load/Store Unit
@ Tenstorrent, 📍Canada 🇨🇦
RTL design, Staff Engineer in Hanoi/ HCMC / Danang
@ Synopsys Inc, 📍Canada 🇨🇦
Sr. RTL Design Engineer, Hardware Compute Group
@ Amazon Lab126, 📍Canada 🇨🇦
Silicon RTL Design Engineer
@ AMD, 📍Canada 🇨🇦
RTL Design Engineer, Core-IP
@ Google, 📍Canada 🇨🇦
RTL Design Engineer
@ Google, 📍Canada 🇨🇦
Sr. RTL Design Engineer, Hardware Compute Group
@ Amazon Lab126, 📍Canada 🇨🇦
RTL design Engineer
@ Qualcomm, 📍Canada 🇨🇦
-
Employment
⏱︎ full-time
-
Experience
🧙♂️ senior
-
Skills
-
Industry
-
Find similar jobs
Senior Engineer - RTL Design
@ Alphawave Semi, 📍Canada 🇨🇦
RTL Power/ Design Engineer
@ AMD, 📍Canada 🇨🇦
RTL Engineer- CPU Load/Store Unit
@ Tenstorrent, 📍Canada 🇨🇦
RTL design, Staff Engineer in Hanoi/ HCMC / Danang
@ Synopsys Inc, 📍Canada 🇨🇦
Sr. RTL Design Engineer, Hardware Compute Group
@ Amazon Lab126, 📍Canada 🇨🇦
Silicon RTL Design Engineer
@ AMD, 📍Canada 🇨🇦
RTL Design Engineer, Core-IP
@ Google, 📍Canada 🇨🇦
RTL Design Engineer
@ Google, 📍Canada 🇨🇦
Sr. RTL Design Engineer, Hardware Compute Group
@ Amazon Lab126, 📍Canada 🇨🇦
RTL design Engineer
@ Qualcomm, 📍Canada 🇨🇦