JD: Senior Analog Design Engineer
-
Lead the architecture and design of analog designs especially focusing on High Speed SerDes IP
-
Target processes are in FinFet TSMC like 12nm
-
Experience in Analog IP development and integration in SOC designs
-
Work is local in Austin and expected start is May 15.
We are happy to connect with someone local to Austin.