Bootstrap

Mixel-Egypt

Senior ASIC Design Engineer

๐Ÿ“ŒEgypt, Egypt ๐Ÿ‡ช๐Ÿ‡ฌ

โฑ๏ธŽ full-time

๐Ÿง™โ€โ™‚๏ธ senior

Job Code

  • EG_ ASIP_02

Location

  • Cairo, Egypt

About The Job

  • Develop a thorough understanding of system-level design specifications
  • RTL Coding/Synthesis of the digital part of Mixed Signal IPs
  • Develop behavioral models for the analog parts of Mixed Signal IPs
  • Working with the verification team to develop advanced test plans
  • Working with the mixed signal team on the co-simulation and verification of the IPs
  • Hardware verification of the digital module using cutting edge FPGA kits

Job Requirements

  • B.Sc. or M.Sc. in Electronics Engineering
  • 3+ Years of experience in VLSI Digital Design
  • Strong knowledge of Verilog RTL design/simulation, gate verification techniques is a plus
  • ASIC/FPGA design flows including RTL synthesis, and timing sign-off
  • Experience with clock domain crossing and reset architecture
  • Working knowledge of Shell, Perl, and TCL scripting
  • Unix/Linux operating system
Other similar jobs

Senior ASIC Timing Engineer

@ NVIDIA, ๐Ÿ“Egypt ๐Ÿ‡ช๐Ÿ‡ฌ

Senior ASIC Timing Engineer

@ NVIDIA, ๐Ÿ“Egypt ๐Ÿ‡ช๐Ÿ‡ฌ

CPU Physical Design Principal Engineer

@ Qualcomm, ๐Ÿ“Egypt ๐Ÿ‡ช๐Ÿ‡ฌ

ASIC Analog Design Engineer - REF79515L

@ Continental, ๐Ÿ“Egypt ๐Ÿ‡ช๐Ÿ‡ฌ

Staff Engineer, Digital IC Design

@ Marvell Technology, ๐Ÿ“Egypt ๐Ÿ‡ช๐Ÿ‡ฌ

ASIC Design Verification Engineer, Annapurna Labs

@ Amazon, ๐Ÿ“Egypt ๐Ÿ‡ช๐Ÿ‡ฌ

ASIC Design Verification Engineer, Annapurna Labs

@ Amazon, ๐Ÿ“Egypt ๐Ÿ‡ช๐Ÿ‡ฌ

ASIC RTL Engineer, Annapurna Labs

@ Amazon, ๐Ÿ“Egypt ๐Ÿ‡ช๐Ÿ‡ฌ

ASIC Physical Design Engineer, Annapurna Labs

@ Amazon, ๐Ÿ“Egypt ๐Ÿ‡ช๐Ÿ‡ฌ

ASIC RTL Engineer, Annapurna Labs

@ Amazon, ๐Ÿ“Egypt ๐Ÿ‡ช๐Ÿ‡ฌ

  • Employment

    โฑ๏ธŽ full-time

  • Experience

    ๐Ÿง™โ€โ™‚๏ธ senior

  • Skills
  • Industry
  • Find similar jobs

    Senior ASIC Timing Engineer

    @ NVIDIA, ๐Ÿ“Egypt ๐Ÿ‡ช๐Ÿ‡ฌ

    Senior ASIC Timing Engineer

    @ NVIDIA, ๐Ÿ“Egypt ๐Ÿ‡ช๐Ÿ‡ฌ

    CPU Physical Design Principal Engineer

    @ Qualcomm, ๐Ÿ“Egypt ๐Ÿ‡ช๐Ÿ‡ฌ

    ASIC Analog Design Engineer - REF79515L

    @ Continental, ๐Ÿ“Egypt ๐Ÿ‡ช๐Ÿ‡ฌ

    Staff Engineer, Digital IC Design

    @ Marvell Technology, ๐Ÿ“Egypt ๐Ÿ‡ช๐Ÿ‡ฌ

    ASIC Design Verification Engineer, Annapurna Labs

    @ Amazon, ๐Ÿ“Egypt ๐Ÿ‡ช๐Ÿ‡ฌ

    ASIC Design Verification Engineer, Annapurna Labs

    @ Amazon, ๐Ÿ“Egypt ๐Ÿ‡ช๐Ÿ‡ฌ

    ASIC RTL Engineer, Annapurna Labs

    @ Amazon, ๐Ÿ“Egypt ๐Ÿ‡ช๐Ÿ‡ฌ

    ASIC Physical Design Engineer, Annapurna Labs

    @ Amazon, ๐Ÿ“Egypt ๐Ÿ‡ช๐Ÿ‡ฌ

    ASIC RTL Engineer, Annapurna Labs

    @ Amazon, ๐Ÿ“Egypt ๐Ÿ‡ช๐Ÿ‡ฌ

Remote Work
Post time
Level
Employment
Industry
Apply Now โ†—