Senior ASIC Design Engineer
Mixel-Egypt ↗
📍 Egypt, Egypt 🇪🇬
full-time
senior
Expired
Posted —
This job posting has expired
View All ASIC Design Engineer Jobs
Key Skills
ASICFPGAVerilogVLSIUnix
Industry
SemiconductorElectronics
Job Description
Job Code
-
EG_ ASIP_02
-
Cairo, Egypt
- Develop a thorough understanding of system-level design specifications
- RTL Coding/Synthesis of the digital part of Mixed Signal IPs
- Develop behavioral models for the analog parts of Mixed Signal IPs
- Working with the verification team to develop advanced test plans
- Working with the mixed signal team on the co-simulation and verification of the IPs
-
Hardware verification of the digital module using cutting edge FPGA kits
- B.Sc. or M.Sc. in Electronics Engineering
- 3+ Years of experience in VLSI Digital Design
- Strong knowledge of Verilog RTL design/simulation, gate verification techniques is a plus
- ASIC/FPGA design flows including RTL synthesis, and timing sign-off
- Experience with clock domain crossing and reset architecture
- Working knowledge of Shell, Perl, and TCL scripting
- Unix/Linux operating system
Key Skills
ASICFPGAVerilogVLSIUnix
Industry
SemiconductorElectronics
Join the Live Jobs Feed
- Instant Telegram alerts for top jobs
- Organized by specialization and region
- Connect & chat with fellow engineers
Free forever • No spam • Leave anytime