SOC DFT Engineer
ACL Digital ↗
📍 Bengaluru, India 🇮🇳
full-time
senior
Expired
Posted —
This job posting has expired
View All SoC Design Engineer Jobs
Key Skills
DFTJTAGATPGPerlTcl
Industry
SemiconductorTelecommunications
Job Description
SoC DFT Engineer
Job Description:
- Scan insertion.
- SCAN DRC/Coverage debug.
- ATPG Pattern generation.
- Gate level simulations ( Zero delay/Timing Delay simulations).
- Worked on JTAG/P1500 protocols.
- Perl/Tcl scripting.
- Timing/Formal verification/PD flow knowledge is plus.
Location: Bangalore
Notice Period: Immediate
Experience: 5+ Years
Featured Opportunities
Similar Jobs
Companies Hiring SoC Design Engineer
Key Skills
DFTJTAGATPGPerlTcl
Industry
SemiconductorTelecommunications
Join the Live Jobs Feed
- Instant Telegram alerts for top jobs
- Organized by specialization and region
- Connect & chat with fellow engineers
Free forever • No spam • Leave anytime