Go Back

ACL Digital ↗

SOC DFT Engineer

ACL Digital ↗

📍 Bengaluru, India 🇮🇳

full-time

senior

Expired

Posted —

This job posting has expired View All SoC Design Engineer Jobs

Apply Now ↗

Key Skills

DFTJTAGATPGPerlTcl

Industry

SemiconductorTelecommunications

Job Description

SoC DFT Engineer

Job Description:

Scan insertion.
SCAN DRC/Coverage debug.
ATPG Pattern generation.
Gate level simulations ( Zero delay/Timing Delay simulations).
Worked on JTAG/P1500 protocols.
Perl/Tcl scripting.
Timing/Formal verification/PD flow knowledge is plus.

Location: Bangalore

Notice Period: Immediate

Experience: 5+ Years

Featured Opportunities

Embedded system engineer

@ Alpha Impulsion, 📍Toulouse

Software Engineer - Embedded Systems

@ Applied Intuition, 📍Stuttgart

Similar Jobs

RTL Engineer

@ Texas Instruments, 📍Bengaluru

Director, SoC Design

@ Ayar Labs, 📍Bengaluru

AI SoC Design Engineer

@ Intel, 📍Bengaluru

Senior SOC Design Engineer

@ NVIDIA, 📍Bengaluru

SoC Design and Integration Engineer, Google Cloud

@ Google, 📍Bengaluru

Companies Hiring SoC Design Engineer

Intel

💼 8 openings · 📍Santa Clara, California

NVIDIA

💼 3 openings · 📍Santa Clara, CA

Google

💼 3 openings · 📍Mountain View, CA

altera

💼 1 opening · 📍San Jose, CA, USA

Texas Instruments

💼 1 opening · 📍Dallas, TX

Ayar Labs

💼 1 opening · 📍San Jose, California