RTL Lead

The IT Firm 

📍 Hyderabad, India 🇮🇳

full-time
senior
Expired
Posted —
This job posting has expired View All RTL Design Engineer Jobs

Key Skills

RTLVerilogSystemVerilogPCIeGIT

Industry

SemiconductorTelecommunications

Job Description

Role : RTL Lead

Experience : 8 - 12 Years

Location : Bangalore & Hyderabad

Job Description

  • SoC RTL Design Engineer with 8 - 12 years experience
  • Expertise in writing RTL in Verilog and System Verilog
  • Experience in ARM Architecture based SoC design
  • Knowledge of ARM based bus protocols like CHI, AXI, AHB, APB, PCIe is must
  • Hands-on experience in integration of PCIe and Ethernet IPs, chio IO integration
  • Hands-on experience in design static checks like Lint, CDC, RDC, CLP, UPF etc
  • Working knowledge of GIT is preferred
  • Education : Master's degree or equivalent in EE or Computer Engineering (CE)
  • Excellent analytical, and problem-solving skills

Mandatory Skills

  • Any candidate with PCIE/USB/Ethernet experience is good. If not, then any RTL design profile will also be ok.
  • Prior experience with Lint, CDC STA, UPF, CLP tools is must.

Note

  • Candidates with 8 - 12 years should have the following skills.
  • Should have good understanding of SoC design flows
  • Good technical leadership skills with ability to guide the team members on SoC execution
  • Expertise in SoC architecture and mapping the architecture spec to implementation level details
  • Excellent communication skills is a must

(ref:hirist.tech)