ChipSilica logo

ChipSilica

RTL Design Engineer

ChipSilica

📍 Greater Bengaluru Area, India 🇮🇳

full-time
mid-level
on-site
Posted —

Key Skills

RTLVerilogIPSoCIntegration

Industry

SemiconductorTelecommunications

Job Description

Hiring RTL Design Engineers(4-6+ Years Experience)

Number of Positions: 6

Location: Bangalore

Work Type: On-site


We are looking for experienced RTL Design Engineers to join our growing team.


If you're passionate about building cutting-edge High-Speed Interface solutions, this is an opportunity to work on:


✔ High-Speed Interface IP Development such as PCIe Gen 8/7/6, CXL 3/2, UCIe 2, DDR5, etc.,

✔ SoC Integration of High-Speed Interface IPs

✔ High-Speed Interface Subsystem Design & Integration

✔ In-depth packet and data flow of SoCs and subsystems, not just regression running

✔ Hands-on integration, customization and feature addition developments


Mandatory Skills:


Strong RTL Design experience

Hands-on expertise in Verilog


Joiners: Immediate joiners or candidates who can join by the end of this month will be prioritized.


If you're looking to work on challenging IP and subsystem development projects in the high-speed connectivity domain, we'd love to hear from you.