Key Skills
CadenceInnovusTempusVoltusSoC
Industry
SemiconductorConsumer Electronics
Job Description
This role is about owning the silicon journey from floorplan to signoff.
Requirements
Physical Design Engineer | ASIC Physical Design Engineer (PnR/STA)
- 5- 25 years in physical design and SoC implementation
- Strong experience in Cadence tools: Innovus, Tempus, Voltus, Quantus
- Hands-on with floorplanning, PnR, STA, and EM/IR closure
- Proven ability to meet aggressive PPA targets
- Experience in clock tree, routing optimization, and extraction
- Strong understanding of ASIC design flow and signoff
- Exposure to automation and flow improvements
-
Strong collaboration and execution mindset
Requirements
Physical Design Engineer | ASIC Physical Design Engineer (PnR/STA)
Featured Opportunities
Similar Jobs
Key Skills
CadenceInnovusTempusVoltusSoC
Industry
SemiconductorConsumer Electronics
Join the Live Jobs Feed
- Instant Telegram alerts for top jobs
- Organized by specialization and region
- Connect & chat with fellow engineers
Free forever • No spam • Leave anytime