Bootstrap

OMNIVISION

ISP RTL Design Engineer

๐Ÿ“ŒSingapore, Singapore ๐Ÿ‡ธ๐Ÿ‡ฌ

โฑ๏ธŽ

๐Ÿง™โ€โ™‚๏ธ mid-level

Description

Responsibilities:

  • Responsible for implementing ISP Algorithm into HW using Verilog, SystemVerilog and/or SystemC (High Level Synthesis)
  • Define ISP HW Architecture based on product features and performance requirements, also with gate count and power estimation
  • Verify Logic at ISP level and Digital System level
  • Optimize Design for less gate count and low power consumption
  • Drive ISP Design activities in close collaboration with ISP Algorithm Team

Requirements

  • Minimum MSEE, or BSEE, or equivalent, plus 3+ years of Digital Design and verification related experience
  • Experience / knowledge in CMOS Image Sensor and image signal processing (ISP)
  • Experience / knowledge in System C/C++, System Verilog, and Catapult HLS tool.
  • Strong debugging and problem-solving skills
  • Good communication and interpersonal skills
  • Result oriented and embrace change behaviours
Other similar jobs

Senior Engineer - RTL Design

@ Alphawave Semi, ๐Ÿ“Singapore ๐Ÿ‡ธ๐Ÿ‡ฌ

RTL Power/ Design Engineer

@ AMD, ๐Ÿ“Singapore ๐Ÿ‡ธ๐Ÿ‡ฌ

RTL Engineer- CPU Load/Store Unit

@ Tenstorrent, ๐Ÿ“Singapore ๐Ÿ‡ธ๐Ÿ‡ฌ

RTL design, Staff Engineer in Hanoi/ HCMC / Danang

@ Synopsys Inc, ๐Ÿ“Singapore ๐Ÿ‡ธ๐Ÿ‡ฌ

Sr. RTL Design Engineer, Hardware Compute Group

@ Amazon Lab126, ๐Ÿ“Singapore ๐Ÿ‡ธ๐Ÿ‡ฌ

Silicon RTL Design Engineer

@ AMD, ๐Ÿ“Singapore ๐Ÿ‡ธ๐Ÿ‡ฌ

RTL Design Engineer, Core-IP

@ Google, ๐Ÿ“Singapore ๐Ÿ‡ธ๐Ÿ‡ฌ

RTL Design Engineer

@ Google, ๐Ÿ“Singapore ๐Ÿ‡ธ๐Ÿ‡ฌ

Sr. RTL Design Engineer, Hardware Compute Group

@ Amazon Lab126, ๐Ÿ“Singapore ๐Ÿ‡ธ๐Ÿ‡ฌ

RTL design Engineer

@ Qualcomm, ๐Ÿ“Singapore ๐Ÿ‡ธ๐Ÿ‡ฌ

  • Employment

    โฑ๏ธŽ

  • Experience

    ๐Ÿง™โ€โ™‚๏ธ mid-level

  • Skills
  • Industry
  • Find similar jobs

    Senior Engineer - RTL Design

    @ Alphawave Semi, ๐Ÿ“Singapore ๐Ÿ‡ธ๐Ÿ‡ฌ

    RTL Power/ Design Engineer

    @ AMD, ๐Ÿ“Singapore ๐Ÿ‡ธ๐Ÿ‡ฌ

    RTL Engineer- CPU Load/Store Unit

    @ Tenstorrent, ๐Ÿ“Singapore ๐Ÿ‡ธ๐Ÿ‡ฌ

    RTL design, Staff Engineer in Hanoi/ HCMC / Danang

    @ Synopsys Inc, ๐Ÿ“Singapore ๐Ÿ‡ธ๐Ÿ‡ฌ

    Sr. RTL Design Engineer, Hardware Compute Group

    @ Amazon Lab126, ๐Ÿ“Singapore ๐Ÿ‡ธ๐Ÿ‡ฌ

    Silicon RTL Design Engineer

    @ AMD, ๐Ÿ“Singapore ๐Ÿ‡ธ๐Ÿ‡ฌ

    RTL Design Engineer, Core-IP

    @ Google, ๐Ÿ“Singapore ๐Ÿ‡ธ๐Ÿ‡ฌ

    RTL Design Engineer

    @ Google, ๐Ÿ“Singapore ๐Ÿ‡ธ๐Ÿ‡ฌ

    Sr. RTL Design Engineer, Hardware Compute Group

    @ Amazon Lab126, ๐Ÿ“Singapore ๐Ÿ‡ธ๐Ÿ‡ฌ

    RTL design Engineer

    @ Qualcomm, ๐Ÿ“Singapore ๐Ÿ‡ธ๐Ÿ‡ฌ

Remote Work
Post time
Level
Employment
Industry
Apply Now โ†—