ASIC uArchitecture & Design Engineer
📌Sunnyvale, United States 🇺🇸
⏱︎ full-time
🧙♂️ mid-level
Applied R&D (AR) consists of target-oriented research either with the goal of solving a particular problem / answering a specific question or for multi-discipline design, development, and implementation of hardware, software, and systems including maintenance support. Supplies techno-economic consulting to clients. AR work is characterised by its detailed and complex nature in order to systematically combine existing knowledge and practices to further developing and incrementally improving products, operational processes, and customer-specific feature development.
Digital Hardware (DHA) comprises the specification, design, and implementation of digital hardware (baseband hardware) while applying design targets such as low cost, high yield, and high reliability. Digital boards are high density boards with numerous components including high speed connections and high precision reference clocks. DHA requires analogue design knowhow and simulation capabilities.
How You Will Contribute And What You Will Learn
Key Responsibilities:
- Design, implement, and optimize RTL code for complex ASIC components using Verilog/System Verilog, including processors, memory subsystems, and high-speed interfaces.
- Develop modular and reusable RTL code that meets functional, performance, and power requirements.
- Work closely with architecture, design, and verification teams to understand system-level specifications and translate them into efficient, scalable Verilog code.
- Integrate and optimize pre-existing IP blocks (e.g., CPU cores, memory controllers) into the RTL design, ensuring proper functionality and performance.
- Perform timing analysis and ensure the RTL design meets the required timing constraints for high-performance and low-power operation.
- Use simulation tools (e.g., Verdi, VCS, Questa) to verify RTL functionality and identify and resolve bugs during the development cycle.
- Run synthesis and place-and-route tools to convert RTL code to gate-level designs and ensure that the synthesized design meets the performance, area, and power targets.
- Collaborate with cross-functional teams to address design challenges and optimize RTL code for performance, area, and power.
-
Document and communicate design decisions, progress, and results.
Required Qualifications:
- Strong proficiency in Verilog for digital circuit design and RTL coding.
- Experience with simulation tools like Verdi, VCS, or Questa to debug and verify RTL designs.
- Familiarity with timing analysis and ensuring timing closure for complex designs.
-
Experience with tools and optimization techniques for area, timing, and power.
- Experience with IP integration, including integrating third-party or pre-designed IP cores into larger RTL systems.
- Experience with multi-core processor designs, interconnect systems, and complex system-level designs.
-
Experience with physical design and an understanding of the constraints that affect layout, power, and performance.
Come create the technology that helps the world act together
Nokia is committed to innovation and technology leadership across mobile, fixed and cloud networks. Your career here will have a positive impact on people’s lives and will help us build the capabilities needed for a more productive, sustainable, and inclusive world.
We challenge ourselves to create an inclusive way of working where we are open to new ideas, empowered to take risks and fearless to bring our authentic selves to work
What we offer
Nokia offers continuous learning opportunities, well-being programs to support you mentally and physically, opportunities to join and get supported by employee resource groups, mentoring programs and highly diverse teams with an inclusive culture where people thrive and are empowered.
Nokia is committed to inclusion and is an equal opportunity employer
Nokia has received the following recognitions for its commitment to inclusion & equality:
- One of the World’s Most Ethical Companies by Ethisphere
- Gender-Equality Index by Bloomberg
-
Workplace Pride Global Benchmark
Join us and be part of a company where you will feel included and empowered to succeed.
Additional Information
US/Canada Nokia Offers a comprehensive benefits package that includes but is not limited to:
- Corporate Retirement Savings Plan
- Health and dental benefits
- Short-term disability, and long-term disability
- Life insurance, and AD&D – Company paid 2x base pay
- Optional or Supplemental life and AD&D insurance (Employee/Spouse/Child)
- Paid time off for holidays and Vacation
- Employee Stock Purchase Plan
- Tuition Assistance Plan
- Adoption assistance
-
Employee Assistance Program/Work Life Resource Program
Nokia Maintains broad annual base salary ranges for its roles in order to account for variations in knowledge, skills, experience and market conditions, and with consideration to internal peer equity.(Check the salary ranges in the job info section for this role)
All North America job posts will post for a minimum of 7 calendar days and up to 180 days or until candidate/s identified.
About The Team
The pandemic has highlighted how important telecoms networks are to society. Nokia’s Network Infrastructure group is at the heart of a revolution to bring more and faster network capacity to people worldwide through our ambition, innovation, and technical expertise.
Senior Embedded Software Engineer
@ Embedd 
What we're looking for
At embedd.it, we power hardware-software integration in embedded devices. We turn fragmented semiconductor chip data into configurable digital twins, then deterministically generate code, tests, and documentation – making integration faster, cheaper, and resilient to supply chain shocks.
We’re looking for a true legend – someone with abstract thinking and deep expertise in low-level software development. You’ll build vendor-agnostic tooling for MCU and peripheral integration to solve hardware-software integration once and for all. We work at the intersection of embedded systems, code generation, compilers, and machine learning. It’s your chance to help redefine how low-level development is done.
Responsibilities
- Drive the architecture of the driver structures and system layout
- Define scalable patterns for cross-architectural integration across bare-metal, Zephyr, Linux, and other environments
- Deconstruct complex SoC device trees and translate hardware descriptions into structured internal models for automated reasoning
- Partner with the ML team to shape data and annotation models for AI-driven data-extraction tooling
Qualifications
- 5+ years of experience in embedded systems development, including bare-metal and RTOS-based systems
- Proficiency in C/C++
- Familiarity with firmware configuration, SoC bring-up, and system-level debugging
- Hands-on experience with code generation tools, or low-level compiler/decompiler/emulator technologies
- Strong background in embedded toolchains: compilers, linkers, debuggers, and build systems
- Python or scripting for automation and tooling is a plus
- Experience with functional-safety standards is a plus
Why embedd.it?
- Dynamic, venture-backed team of engineers challenging the status quo 🚀
- Work at the intersection of embedded systems, code generators, compilers, and ML 🤖
- Unusual challenges requiring out-of-the-box abstract thinking 🧠
- Competitive compensation: cash + equity 💰
- Remote work possible 🌍
About Us
embedd.it is a UK-based startup reinventing embedded development. Our platform transforms unstructured semiconductor data into structured digital twins, enabling automatic generation of drivers, tests, and documentation. We're building a single, traceable source of truth to make integration fast, vendor-agnostic, and future-proof.
Other similar jobs
Senior ASIC Timing Engineer
@ NVIDIA, 📍United States 🇺🇸
Senior ASIC Timing Engineer
@ NVIDIA, 📍United States 🇺🇸
CPU Physical Design Principal Engineer
@ Qualcomm, 📍United States 🇺🇸
ASIC Analog Design Engineer - REF79515L
@ Continental, 📍United States 🇺🇸
Staff Engineer, Digital IC Design
@ Marvell Technology, 📍United States 🇺🇸
ASIC Design Verification Engineer, Annapurna Labs
@ Amazon, 📍United States 🇺🇸
ASIC Design Verification Engineer, Annapurna Labs
@ Amazon, 📍United States 🇺🇸
ASIC RTL Engineer, Annapurna Labs
@ Amazon, 📍United States 🇺🇸
ASIC Physical Design Engineer, Annapurna Labs
@ Amazon, 📍United States 🇺🇸
ASIC RTL Engineer, Annapurna Labs
@ Amazon, 📍United States 🇺🇸
-
Employment
⏱︎ full-time
-
Experience
🧙♂️ mid-level
-
Skills
-
Industry
-
Find similar jobs
Senior ASIC Timing Engineer
@ NVIDIA, 📍United States 🇺🇸
Senior ASIC Timing Engineer
@ NVIDIA, 📍United States 🇺🇸
CPU Physical Design Principal Engineer
@ Qualcomm, 📍United States 🇺🇸
ASIC Analog Design Engineer - REF79515L
@ Continental, 📍United States 🇺🇸
Staff Engineer, Digital IC Design
@ Marvell Technology, 📍United States 🇺🇸
ASIC Design Verification Engineer, Annapurna Labs
@ Amazon, 📍United States 🇺🇸
ASIC Design Verification Engineer, Annapurna Labs
@ Amazon, 📍United States 🇺🇸
ASIC RTL Engineer, Annapurna Labs
@ Amazon, 📍United States 🇺🇸
ASIC Physical Design Engineer, Annapurna Labs
@ Amazon, 📍United States 🇺🇸
ASIC RTL Engineer, Annapurna Labs
@ Amazon, 📍United States 🇺🇸