ASIC STA & CAD Engineering
📌Longmont, CO, United States 🇺🇸
⏱︎ contract
🧙♂️ senior
hybrid
Location: Longmont, Colorado (Hybrid)
Duration: Long Term Contract
Domain: Engineering
Key Responsibilities
Developing block and SoC timing constraints, full chip STA setup and signoff of multi-corner multi-voltage designs.
Owning timing flow and execution to meet SoC timing requirements including timing budgeting, repeater planning, constraints/exceptions generation and management
Engaging closely with block and SoC design teams to understand the design requirements, STA constraints, and convergence challenges.
Engaging closely with physical implementation teams to ensure designs meet QoR and debug timing failures
Preferred Experience
10+ years of professional experience in ASIC implementation and CAD methodology, preferably experience closing timing of high performance designs.
Demonstrated ability in areas of ASIC STA constraints generation, timing analysis, timing convergence, and ECOs, at both block and full chip level, is a must
Implementation experience and knowledge handling multi-voltage design is expected.
STA closure of low power and multi-power mode designs is an added advantage.
Expertise in industry standard ASIC EDA tools, including Synopsys DC and Primetime is required.
Proficiency in scripting language, such as, TCL, Perl and/or Python
Experience developing scripts to automate design flow, analysis
Hands-on experience with Physical Design implementation is a plus
Strong communication skills, ability to multi-task across projects, and work with geographically spread-out teams
Strong analytical/problem solving skills and pronounced attention to details.
Thanks & Regards
Anmol Jaiswal
Phone : +1 816-445-8499
E-Mail : Anmol@coretek.io
Senior Embedded Software Engineer
@ Embedd 
What we're looking for
At embedd.it, we power hardware-software integration in embedded devices. We turn fragmented semiconductor chip data into configurable digital twins, then deterministically generate code, tests, and documentation – making integration faster, cheaper, and resilient to supply chain shocks.
We’re looking for a true legend – someone with abstract thinking and deep expertise in low-level software development. You’ll build vendor-agnostic tooling for MCU and peripheral integration to solve hardware-software integration once and for all. We work at the intersection of embedded systems, code generation, compilers, and machine learning. It’s your chance to help redefine how low-level development is done.
Responsibilities
- Drive the architecture of the driver structures and system layout
- Define scalable patterns for cross-architectural integration across bare-metal, Zephyr, Linux, and other environments
- Deconstruct complex SoC device trees and translate hardware descriptions into structured internal models for automated reasoning
- Partner with the ML team to shape data and annotation models for AI-driven data-extraction tooling
Qualifications
- 5+ years of experience in embedded systems development, including bare-metal and RTOS-based systems
- Proficiency in C/C++
- Familiarity with firmware configuration, SoC bring-up, and system-level debugging
- Hands-on experience with code generation tools, or low-level compiler/decompiler/emulator technologies
- Strong background in embedded toolchains: compilers, linkers, debuggers, and build systems
- Python or scripting for automation and tooling is a plus
- Experience with functional-safety standards is a plus
Why embedd.it?
- Dynamic, venture-backed team of engineers challenging the status quo 🚀
- Work at the intersection of embedded systems, code generators, compilers, and ML 🤖
- Unusual challenges requiring out-of-the-box abstract thinking 🧠
- Competitive compensation: cash + equity 💰
- Remote work possible 🌍
About Us
embedd.it is a UK-based startup reinventing embedded development. Our platform transforms unstructured semiconductor data into structured digital twins, enabling automatic generation of drivers, tests, and documentation. We're building a single, traceable source of truth to make integration fast, vendor-agnostic, and future-proof.
Other similar jobs
Senior ASIC Timing Engineer
@ NVIDIA, 📍United States 🇺🇸
Senior ASIC Timing Engineer
@ NVIDIA, 📍United States 🇺🇸
CPU Physical Design Principal Engineer
@ Qualcomm, 📍United States 🇺🇸
ASIC Analog Design Engineer - REF79515L
@ Continental, 📍United States 🇺🇸
Staff Engineer, Digital IC Design
@ Marvell Technology, 📍United States 🇺🇸
ASIC Design Verification Engineer, Annapurna Labs
@ Amazon, 📍United States 🇺🇸
ASIC Design Verification Engineer, Annapurna Labs
@ Amazon, 📍United States 🇺🇸
ASIC RTL Engineer, Annapurna Labs
@ Amazon, 📍United States 🇺🇸
ASIC Physical Design Engineer, Annapurna Labs
@ Amazon, 📍United States 🇺🇸
ASIC RTL Engineer, Annapurna Labs
@ Amazon, 📍United States 🇺🇸
-
Employment
⏱︎ contract
-
Experience
🧙♂️ senior
-
Working model
hybrid
-
Skills
-
Industry
-
Find similar jobs
Senior ASIC Timing Engineer
@ NVIDIA, 📍United States 🇺🇸
Senior ASIC Timing Engineer
@ NVIDIA, 📍United States 🇺🇸
CPU Physical Design Principal Engineer
@ Qualcomm, 📍United States 🇺🇸
ASIC Analog Design Engineer - REF79515L
@ Continental, 📍United States 🇺🇸
Staff Engineer, Digital IC Design
@ Marvell Technology, 📍United States 🇺🇸
ASIC Design Verification Engineer, Annapurna Labs
@ Amazon, 📍United States 🇺🇸
ASIC Design Verification Engineer, Annapurna Labs
@ Amazon, 📍United States 🇺🇸
ASIC RTL Engineer, Annapurna Labs
@ Amazon, 📍United States 🇺🇸
ASIC Physical Design Engineer, Annapurna Labs
@ Amazon, 📍United States 🇺🇸
ASIC RTL Engineer, Annapurna Labs
@ Amazon, 📍United States 🇺🇸