Bootstrap

Alphawave Semi

ASIC/FPGA Senior Engineer

๐Ÿ“ŒOttawa, Canada ๐Ÿ‡จ๐Ÿ‡ฆ

โฑ๏ธŽ full-time

๐Ÿง™โ€โ™‚๏ธ senior

hybrid

The Opportunity

We're looking for the Wavemakers of tomorrow.

Alphawave Semi enables tomorrowโ€™s future by accelerating the critical data communication at the heart of our digital world โ€“ from seamless video streaming to AI to the metaverse and much more. Our technology powers product innovation in the most data-demanding industries today, including data centers, networking, storage, artificial intelligence, 5G wireless infrastructure, and autonomous vehicles. Customers partner with us for mission-critical data communication, our innovative technologies, and our proven track record. Together, we enable the next generation of digital technology.

What Youโ€™ll Do


  • Deliver standards-compliant IP blocks for use in OTN / Ethernet / CXL / PCIE/ UALink/ UEC FPGAs or ASICs.
  • Lead ASIC or FPGA projects
  • Streamline ASIC development process with advancing tools/scripting.
  • Architect, develop and document the verification environment using SystemVerilog + UVM
  • Develop test plan.
  • Develop and execute individual test-cases against the RTL
  • Issue and track bug reports from inception to closure
  • Working with our external customers and/or internal engineers to verify, validate and deliver designs for use in OTN / Ethernet FPGAs or ASICs
  • Mentor junior engineers


What Youโ€™ll Need


  • MSc/MEng with 5+ years of experience or BSc/BEng with 7+ years of experience in ASIC or FPGA development
  • Communications Protocol knowledge (OTN, Ethernet, CXL, PCIE, UALink, UEC etc)
  • Solid experience with Verilog and SystemVerilog
  • Experience with simulation tools
  • Experience in SystemVerilog+UVM
  • Excellent ability to use Randomized and Directed Verification Methodologies
  • Experience with Unix/Linux Shell scripting
  • Experience with source code revisioning systems, SVN, CVS, RCS e.g.


Itโ€™d Be Amazing If You Had


  • Experience in OTN / Ethernet transport systems
  • Experience in CXL / PCIE
  • Experience in UALink / UEC
  • Experience with Debugging Tools
  • Experience with PERL, TCL, Python and C/C++ programming


We have a flexible work environment to support and help employees thrive in personal and professional capacities.

Youโ€™ll also be eligible for competitive benefits described as per below:

Health & Wellness

Our programs emphasize knowledge and prevention, helping you stay proactive and prepared to manage your health at every stage.


  • Comprehensive health plan
  • Health Spending Account (HSA)
  • Wellness Spending Account (WSA)
  • Employee Assistance Program (EAP)


Time Off

We value the importance of rest and recharge, which is why we offer flexible time off options to support your well-being.


  • Paid Vacation
  • Paid Holidays
  • Parental Leave Top-Up Program


Equal Employment Opportunity Statement

Alphawave Semi is an equal opportunity employer, welcoming all applicants regardless of age, gender, race, disability, or other protected characteristics. We value diversity and provide accommodations during the recruitment process.
Other similar jobs

Senior ASIC Timing Engineer

@ NVIDIA, ๐Ÿ“Canada ๐Ÿ‡จ๐Ÿ‡ฆ

Senior ASIC Timing Engineer

@ NVIDIA, ๐Ÿ“Canada ๐Ÿ‡จ๐Ÿ‡ฆ

CPU Physical Design Principal Engineer

@ Qualcomm, ๐Ÿ“Canada ๐Ÿ‡จ๐Ÿ‡ฆ

ASIC Analog Design Engineer - REF79515L

@ Continental, ๐Ÿ“Canada ๐Ÿ‡จ๐Ÿ‡ฆ

Staff Engineer, Digital IC Design

@ Marvell Technology, ๐Ÿ“Canada ๐Ÿ‡จ๐Ÿ‡ฆ

ASIC Design Verification Engineer, Annapurna Labs

@ Amazon, ๐Ÿ“Canada ๐Ÿ‡จ๐Ÿ‡ฆ

ASIC Design Verification Engineer, Annapurna Labs

@ Amazon, ๐Ÿ“Canada ๐Ÿ‡จ๐Ÿ‡ฆ

ASIC RTL Engineer, Annapurna Labs

@ Amazon, ๐Ÿ“Canada ๐Ÿ‡จ๐Ÿ‡ฆ

ASIC Physical Design Engineer, Annapurna Labs

@ Amazon, ๐Ÿ“Canada ๐Ÿ‡จ๐Ÿ‡ฆ

ASIC RTL Engineer, Annapurna Labs

@ Amazon, ๐Ÿ“Canada ๐Ÿ‡จ๐Ÿ‡ฆ

  • Employment

    โฑ๏ธŽ full-time

  • Experience

    ๐Ÿง™โ€โ™‚๏ธ senior

  • Working model

    hybrid

  • Skills
  • Industry
  • Find similar jobs

    Senior ASIC Timing Engineer

    @ NVIDIA, ๐Ÿ“Canada ๐Ÿ‡จ๐Ÿ‡ฆ

    Senior ASIC Timing Engineer

    @ NVIDIA, ๐Ÿ“Canada ๐Ÿ‡จ๐Ÿ‡ฆ

    CPU Physical Design Principal Engineer

    @ Qualcomm, ๐Ÿ“Canada ๐Ÿ‡จ๐Ÿ‡ฆ

    ASIC Analog Design Engineer - REF79515L

    @ Continental, ๐Ÿ“Canada ๐Ÿ‡จ๐Ÿ‡ฆ

    Staff Engineer, Digital IC Design

    @ Marvell Technology, ๐Ÿ“Canada ๐Ÿ‡จ๐Ÿ‡ฆ

    ASIC Design Verification Engineer, Annapurna Labs

    @ Amazon, ๐Ÿ“Canada ๐Ÿ‡จ๐Ÿ‡ฆ

    ASIC Design Verification Engineer, Annapurna Labs

    @ Amazon, ๐Ÿ“Canada ๐Ÿ‡จ๐Ÿ‡ฆ

    ASIC RTL Engineer, Annapurna Labs

    @ Amazon, ๐Ÿ“Canada ๐Ÿ‡จ๐Ÿ‡ฆ

    ASIC Physical Design Engineer, Annapurna Labs

    @ Amazon, ๐Ÿ“Canada ๐Ÿ‡จ๐Ÿ‡ฆ

    ASIC RTL Engineer, Annapurna Labs

    @ Amazon, ๐Ÿ“Canada ๐Ÿ‡จ๐Ÿ‡ฆ

Remote Work
Post time
Level
Employment
Industry
Apply Now โ†—