Bootstrap

Cisco

ASIC Engineer

๐Ÿ“ŒNovi Sad, Serbia ๐Ÿ‡ท๐Ÿ‡ธ

โฑ๏ธŽ full-time

๐Ÿง™โ€โ™‚๏ธ senior

hybrid

Meet the Team

Join our SiliconOne team in Serbia, specializing in ASIC functional verification for Cisco Silicon One chipsโ€”high-performance networking chips utilized by major data centers worldwide. Collaborate with us on functional verification using SystemVerilog/UVM, and take advantage of opportunities to engage in various development stages, from architectural discussions to emulation and simulation support. Collaborate with global teams, design and block owners, chiplet and full-chip owners as well as emulation, compiler, and software development teams. Our team blends experienced and energetic engineers, fostering collaboration and transparency in an environment built on trust.

Your Impact

  • Implementation of DV infrastructure for block, cluster, and TOP-level environments.
  • Maintaining existing DV environments and enhancing them.
  • Ensuring complete verification coverage through implementation and review of code and functional coverage.
  • Working closely with architects and designers to ensure verification completeness.
  • Supporting tests done with emulation.
  • Engage in tasks to prepare for post-silicon-validation.

Minimum Requirements:

  • Bachelor's or master's degree in Electrical or Computer Engineering or any other relevant field.
  • 5+ years of ASIC verification experience.
  • Proficiency in System Verilog/UVM.
  • Familiarity with ASIC design and verification processes, methodology, and tools.
  • Deep understanding of object-oriented programming principles, constrained random stimulus, and a coverage-driven verification approach.
  • Strong debugging skills (post-silicon lab bring-up experience is a plus).
  • Excellent verbal and written communication skills in English.
  • Collaborative and team-focused approach.

Preferred Qualifications:

  • Knowledge of Networking ASIC design verification.
  • Experience with formal verification (logic equivalency checking).
  • Knowledge of C/C++, SystemC, Linux.
  • Scripting experience (Python, Perl, TCL, shell programming).

#WeAreCisco

#WeAreCisco where every individual brings their unique skills and perspectives together to pursue our purpose of powering an inclusive future for all.

Our passion is connectionโ€”we celebrate our employeesโ€™ diverse set of backgrounds and focus on unlocking potential. Cisconians often experience one company, many careers where learning and development are encouraged and supported at every stage. Our technology, tools, and culture pioneered hybrid work trends, allowing all to not only give their best, but be their best.

We understand our outstanding opportunity to bring communities together and at the heart of that is our people. One-third of Cisconians collaborate in our 30 employee resource organizations, called Inclusive Communities, to connect, foster belonging, learn to be informed allies, and make a difference. Dedicated paid time off to volunteerโ€”80 hours each yearโ€”allows us to give back to causes we are passionate about, and nearly 86% do!

Our purpose, driven by our people, is what makes us the worldwide leader in technology that powers the internet. Helping our customers reimagine their applications, secure their enterprise, transform their infrastructure, and meet their sustainability goals is what we do best. We ensure that every step we take is a step towards a more inclusive future for all. Take your next step and be you, with us!
Other similar jobs

Senior ASIC Timing Engineer

@ NVIDIA, ๐Ÿ“Serbia ๐Ÿ‡ท๐Ÿ‡ธ

Senior ASIC Timing Engineer

@ NVIDIA, ๐Ÿ“Serbia ๐Ÿ‡ท๐Ÿ‡ธ

CPU Physical Design Principal Engineer

@ Qualcomm, ๐Ÿ“Serbia ๐Ÿ‡ท๐Ÿ‡ธ

ASIC Analog Design Engineer - REF79515L

@ Continental, ๐Ÿ“Serbia ๐Ÿ‡ท๐Ÿ‡ธ

Staff Engineer, Digital IC Design

@ Marvell Technology, ๐Ÿ“Serbia ๐Ÿ‡ท๐Ÿ‡ธ

Senior ASIC Design Engineer

@ IC Resources, ๐Ÿ“Serbia ๐Ÿ‡ท๐Ÿ‡ธ

ASIC Design Verification Engineer, Annapurna Labs

@ Amazon, ๐Ÿ“Serbia ๐Ÿ‡ท๐Ÿ‡ธ

ASIC Design Verification Engineer, Annapurna Labs

@ Amazon, ๐Ÿ“Serbia ๐Ÿ‡ท๐Ÿ‡ธ

ASIC RTL Engineer, Annapurna Labs

@ Amazon, ๐Ÿ“Serbia ๐Ÿ‡ท๐Ÿ‡ธ

ASIC Physical Design Engineer, Annapurna Labs

@ Amazon, ๐Ÿ“Serbia ๐Ÿ‡ท๐Ÿ‡ธ

  • Employment

    โฑ๏ธŽ full-time

  • Experience

    ๐Ÿง™โ€โ™‚๏ธ senior

  • Working model

    hybrid

  • Skills
  • Industry
  • Find similar jobs

    Senior ASIC Timing Engineer

    @ NVIDIA, ๐Ÿ“Serbia ๐Ÿ‡ท๐Ÿ‡ธ

    Senior ASIC Timing Engineer

    @ NVIDIA, ๐Ÿ“Serbia ๐Ÿ‡ท๐Ÿ‡ธ

    CPU Physical Design Principal Engineer

    @ Qualcomm, ๐Ÿ“Serbia ๐Ÿ‡ท๐Ÿ‡ธ

    ASIC Analog Design Engineer - REF79515L

    @ Continental, ๐Ÿ“Serbia ๐Ÿ‡ท๐Ÿ‡ธ

    Staff Engineer, Digital IC Design

    @ Marvell Technology, ๐Ÿ“Serbia ๐Ÿ‡ท๐Ÿ‡ธ

    Senior ASIC Design Engineer

    @ IC Resources, ๐Ÿ“Serbia ๐Ÿ‡ท๐Ÿ‡ธ

    ASIC Design Verification Engineer, Annapurna Labs

    @ Amazon, ๐Ÿ“Serbia ๐Ÿ‡ท๐Ÿ‡ธ

    ASIC Design Verification Engineer, Annapurna Labs

    @ Amazon, ๐Ÿ“Serbia ๐Ÿ‡ท๐Ÿ‡ธ

    ASIC RTL Engineer, Annapurna Labs

    @ Amazon, ๐Ÿ“Serbia ๐Ÿ‡ท๐Ÿ‡ธ

    ASIC Physical Design Engineer, Annapurna Labs

    @ Amazon, ๐Ÿ“Serbia ๐Ÿ‡ท๐Ÿ‡ธ

Remote Work
Post time
Level
Employment
Industry
Apply Now โ†—