ASIC Engineer, IP Design, Silicon
📌Bengaluru, India 🇮🇳
⏱︎ full-time
🧙♂️ mid-level
- Bachelor’s degree in Electrical/Computer Engineering or equivalent practical experience.
- 3 years of experience with Register-Transfer Level (RTL) design and integration using Verilog/System Verilog, microarchitecture and automation.
- Experience with RTL design using Verilog/System Verilog and microarchitecture.
-
Experience with a scripting language like Python or Perl.
- Master's degree in Computer Science or Electrical Engineering.
- 6 years of industry experience with IP design.
- Experience with methodologies for low power estimation, timing closure, and synthesis.
-
Experience with methodologies for RTL quality checks (e.g., Lint, CDC, RDC).
Be part of a team that pushes boundaries, developing custom silicon solutions that power the future of Google's direct-to-consumer products. You'll contribute to the innovation behind products loved by millions worldwide. Your expertise will shape the next generation of hardware experiences, delivering unparalleled performance, efficiency, and integration.
Google's mission is to organize the world's information and make it universally accessible and useful. Our team combines the best of Google AI, Software, and Hardware to create radically helpful experiences. We research, design, and develop new technologies and hardware to make computing faster, seamless, and more powerful. We aim to make people's lives better through technology.
Responsibilities
- Define microarchitecture details, block diagram, data flow, pipelines, etc.
- Perform RTL development (SystemVerilog), debug functional/performance simulations.
- Perform RTL quality checks including Lint, CDC, Synthesis, UPF checks.
- Participate in synthesis, timing/power estimation and FPGA/silicon bring-up.
-
Communicate and work with multi-disciplined and multi-site teams.
Senior Embedded Software Engineer
@ Embedd 
What we're looking for
At embedd.it, we power hardware-software integration in embedded devices. We turn fragmented semiconductor chip data into configurable digital twins, then deterministically generate code, tests, and documentation – making integration faster, cheaper, and resilient to supply chain shocks.
We’re looking for a true legend – someone with abstract thinking and deep expertise in low-level software development. You’ll build vendor-agnostic tooling for MCU and peripheral integration to solve hardware-software integration once and for all. We work at the intersection of embedded systems, code generation, compilers, and machine learning. It’s your chance to help redefine how low-level development is done.
Responsibilities
- Drive the architecture of the driver structures and system layout
- Define scalable patterns for cross-architectural integration across bare-metal, Zephyr, Linux, and other environments
- Deconstruct complex SoC device trees and translate hardware descriptions into structured internal models for automated reasoning
- Partner with the ML team to shape data and annotation models for AI-driven data-extraction tooling
Qualifications
- 5+ years of experience in embedded systems development, including bare-metal and RTOS-based systems
- Proficiency in C/C++
- Familiarity with firmware configuration, SoC bring-up, and system-level debugging
- Hands-on experience with code generation tools, or low-level compiler/decompiler/emulator technologies
- Strong background in embedded toolchains: compilers, linkers, debuggers, and build systems
- Python or scripting for automation and tooling is a plus
- Experience with functional-safety standards is a plus
Why embedd.it?
- Dynamic, venture-backed team of engineers challenging the status quo 🚀
- Work at the intersection of embedded systems, code generators, compilers, and ML 🤖
- Unusual challenges requiring out-of-the-box abstract thinking 🧠
- Competitive compensation: cash + equity 💰
- Remote work possible 🌍
About Us
embedd.it is a UK-based startup reinventing embedded development. Our platform transforms unstructured semiconductor data into structured digital twins, enabling automatic generation of drivers, tests, and documentation. We're building a single, traceable source of truth to make integration fast, vendor-agnostic, and future-proof.
Other similar jobs
Senior ASIC Timing Engineer
@ NVIDIA, 📍India 🇮🇳
Senior ASIC Timing Engineer
@ NVIDIA, 📍India 🇮🇳
CPU Physical Design Principal Engineer
@ Qualcomm, 📍India 🇮🇳
ASIC Analog Design Engineer - REF79515L
@ Continental, 📍India 🇮🇳
Staff Engineer, Digital IC Design
@ Marvell Technology, 📍India 🇮🇳
ASIC Design Verification Engineer, Annapurna Labs
@ Amazon, 📍India 🇮🇳
ASIC Design Verification Engineer, Annapurna Labs
@ Amazon, 📍India 🇮🇳
ASIC RTL Engineer, Annapurna Labs
@ Amazon, 📍India 🇮🇳
ASIC Physical Design Engineer, Annapurna Labs
@ Amazon, 📍India 🇮🇳
ASIC RTL Engineer, Annapurna Labs
@ Amazon, 📍India 🇮🇳
-
Employment
⏱︎ full-time
-
Experience
🧙♂️ mid-level
-
Skills
-
Industry
-
Find similar jobs
Senior ASIC Timing Engineer
@ NVIDIA, 📍India 🇮🇳
Senior ASIC Timing Engineer
@ NVIDIA, 📍India 🇮🇳
CPU Physical Design Principal Engineer
@ Qualcomm, 📍India 🇮🇳
ASIC Analog Design Engineer - REF79515L
@ Continental, 📍India 🇮🇳
Staff Engineer, Digital IC Design
@ Marvell Technology, 📍India 🇮🇳
ASIC Design Verification Engineer, Annapurna Labs
@ Amazon, 📍India 🇮🇳
ASIC Design Verification Engineer, Annapurna Labs
@ Amazon, 📍India 🇮🇳
ASIC RTL Engineer, Annapurna Labs
@ Amazon, 📍India 🇮🇳
ASIC Physical Design Engineer, Annapurna Labs
@ Amazon, 📍India 🇮🇳
ASIC RTL Engineer, Annapurna Labs
@ Amazon, 📍India 🇮🇳