Bootstrap

Continental

ASIC Digital Backend Engineer - REF84962Q

๐Ÿ“ŒRegensburg, Germany ๐Ÿ‡ฉ๐Ÿ‡ช

โฑ๏ธŽ full-time

๐Ÿง™โ€โ™‚๏ธ senior

Company Description

Continentalโ€™s Automotive group sector is expected to be listed as independent company โ€œAUMOVIOโ€ in September 2025. With ~93,000 employees worldwide and annual sales of ~โ‚ฌ20 billion, we are entering an exciting new era.

AUMOVIO stands for highly developed electronic products and modern mobility solutions. In addition to its strong market position with innovative sensor solutions, displays, and technologically leading braking and comfort systems, AUMOVIO has significant expertise in software, architecture platforms and assistance systems for the rapidly growing future market of software-defined and autonomous vehicles. Our purpose is clear: to make future mobility safe, exciting, connected, and autonomous.

Job Description

As digital backend engineer (m/f/diverse) for Continental ASIC you generate digital block layouts from digital RTL code, choosing appropriate methods to reach robust DRC compliant layout to meet timing and area requirements.

You have the opportunity to work on Continentalโ€™s diverse innovative automotive applications and find optimized solutions for their specific needs. Special care must be taken to meet the stringent automotive requirements.

Your Tasks Will Focus On The Following Activities

  • Understanding specifications and RTL design
  • Creating design implementation constraints
  • Performing RTL synthesis including DFT insertion
  • Partitioning the design, executing placement and floor planning of blocks and ports
  • Analyzing congestion of routes
  • Optimizing clock tree, placement and routing
  • Performing timing and signoff analysis

Qualifications

  • Academic degree in Electrical Engineering/Microelectronics/Physics or comparable qualification
  • Several years of relevant work experience
  • Knowledge of Cadence physical implementation tools (Genus, Innovus, Tempus, etc)
  • Experience in circuit timing closure strategy
  • Experience with asynchronous clocks and clock-domain crossing
  • Knowledge of deep sub-micron technologies
  • Knowledge of digital circuit design
  • Experience in analog layout as a plus
  • Very good English language skills (both written and spoken)
  • Team player with good communication and negotiation skills
  • Customer focus (anticipates and understands the customersโ€˜ needs)
  • Motivation and inspiration (operates with integrity and demonstrates dynamism)

Applications from severely handicapped people are welcome.

Additional Information

Are you ready to take your career to the next level and become part of something big? Apply now and become part of AUMOVIO to shape the mobility of the future together with us!

Ready to take your career to the next level and join us at the start of something extraordinary? Apply now to become a part of AUMOVIO and drive the future mobility together with us!
Other similar jobs

Senior ASIC Timing Engineer

@ NVIDIA, ๐Ÿ“Germany ๐Ÿ‡ฉ๐Ÿ‡ช

Senior ASIC Timing Engineer

@ NVIDIA, ๐Ÿ“Germany ๐Ÿ‡ฉ๐Ÿ‡ช

CPU Physical Design Principal Engineer

@ Qualcomm, ๐Ÿ“Germany ๐Ÿ‡ฉ๐Ÿ‡ช

ASIC Analog Design Engineer - REF79515L

@ Continental, ๐Ÿ“Germany ๐Ÿ‡ฉ๐Ÿ‡ช

Staff Engineer, Digital IC Design

@ Marvell Technology, ๐Ÿ“Germany ๐Ÿ‡ฉ๐Ÿ‡ช

ASIC Design Verification Engineer, Annapurna Labs

@ Amazon, ๐Ÿ“Germany ๐Ÿ‡ฉ๐Ÿ‡ช

ASIC Design Verification Engineer, Annapurna Labs

@ Amazon, ๐Ÿ“Germany ๐Ÿ‡ฉ๐Ÿ‡ช

ASIC RTL Engineer, Annapurna Labs

@ Amazon, ๐Ÿ“Germany ๐Ÿ‡ฉ๐Ÿ‡ช

ASIC Physical Design Engineer, Annapurna Labs

@ Amazon, ๐Ÿ“Germany ๐Ÿ‡ฉ๐Ÿ‡ช

ASIC RTL Engineer, Annapurna Labs

@ Amazon, ๐Ÿ“Germany ๐Ÿ‡ฉ๐Ÿ‡ช

  • Employment

    โฑ๏ธŽ full-time

  • Experience

    ๐Ÿง™โ€โ™‚๏ธ senior

  • Skills
  • Industry
  • Find similar jobs

    Senior ASIC Timing Engineer

    @ NVIDIA, ๐Ÿ“Germany ๐Ÿ‡ฉ๐Ÿ‡ช

    Senior ASIC Timing Engineer

    @ NVIDIA, ๐Ÿ“Germany ๐Ÿ‡ฉ๐Ÿ‡ช

    CPU Physical Design Principal Engineer

    @ Qualcomm, ๐Ÿ“Germany ๐Ÿ‡ฉ๐Ÿ‡ช

    ASIC Analog Design Engineer - REF79515L

    @ Continental, ๐Ÿ“Germany ๐Ÿ‡ฉ๐Ÿ‡ช

    Staff Engineer, Digital IC Design

    @ Marvell Technology, ๐Ÿ“Germany ๐Ÿ‡ฉ๐Ÿ‡ช

    ASIC Design Verification Engineer, Annapurna Labs

    @ Amazon, ๐Ÿ“Germany ๐Ÿ‡ฉ๐Ÿ‡ช

    ASIC Design Verification Engineer, Annapurna Labs

    @ Amazon, ๐Ÿ“Germany ๐Ÿ‡ฉ๐Ÿ‡ช

    ASIC RTL Engineer, Annapurna Labs

    @ Amazon, ๐Ÿ“Germany ๐Ÿ‡ฉ๐Ÿ‡ช

    ASIC Physical Design Engineer, Annapurna Labs

    @ Amazon, ๐Ÿ“Germany ๐Ÿ‡ฉ๐Ÿ‡ช

    ASIC RTL Engineer, Annapurna Labs

    @ Amazon, ๐Ÿ“Germany ๐Ÿ‡ฉ๐Ÿ‡ช

Remote Work
Post time
Level
Employment
Industry
Apply Now โ†—