ASIC Design for Testability Engineer, Silicon
📌Bengaluru, India 🇮🇳
⏱︎ full-time
🧙♂️ mid-level
- Bachelor's degree or equivalent practical experience.
- 4 years of experience in DFT/DFD flows and methodologies.
-
Experience developing DFT specifications and driving DFT architecture.
- Experience with User Defined Fault Models (UDFM) generation like Cell-Aware and other fault models like GDD, SDD.
- Experience with STA constraints development and analysis for DFT modes and SDF simulations.
- Experience using EDA tools like Design Compiler, DFT Max, FastScan, TetraMax, Tessent, SpyGlass, Modus, Tessent, and TestKompress, VCS, NC-Verilog, and waveform debugging.
- Experience in silicon bring-up, debug, and validation of DFT features on ATE, debugging ATPG patterns, Compressed ATPG patterns, MBIST and JTAG related issues.
-
Knowledge of various test standards (such as IEEE 1149.10, 1149.6, 1500, 1687) and test formats (such as BSDL, ICL, PDL, STIL, CTL).
Be part of a team that pushes boundaries, developing custom silicon solutions that power the future of Google's direct-to-consumer products. You'll contribute to the innovation behind products loved by millions worldwide. Your expertise will shape the next generation of hardware experiences, delivering unparalleled performance, efficiency, and integration.
Google's mission is to organize the world's information and make it universally accessible and useful. Our team combines the best of Google AI, Software, and Hardware to create radically helpful experiences. We research, design, and develop new technologies and hardware to make computing faster, seamless, and more powerful. We aim to make people's lives better through technology.
Responsibilities
- Define DFX specifications and develop flows and methodologies for new technology node implementation.
- Implement/Integrate and verify DFT logic (e.g., memory built-in self test (MBIST), scan chains, DFT compression, TAP controller, BSCN, iJTAG instrumentation, functional BIST, logic BIST and eFuse logic on test chips).
- Work with the silicon engineering team to create test plans and generate test patterns.
- Participate in post-silicon activity like bring up, diagnostics, and characterization.
-
Work with EDA and IP vendors to incorporate state-of-the-art DFT/DFD/DFY flows and methodologies. Provide support to internal teams.
Senior Embedded Software Engineer
@ Embedd 
What we're looking for
At embedd.it, we power hardware-software integration in embedded devices. We turn fragmented semiconductor chip data into configurable digital twins, then deterministically generate code, tests, and documentation – making integration faster, cheaper, and resilient to supply chain shocks.
We’re looking for a true legend – someone with abstract thinking and deep expertise in low-level software development. You’ll build vendor-agnostic tooling for MCU and peripheral integration to solve hardware-software integration once and for all. We work at the intersection of embedded systems, code generation, compilers, and machine learning. It’s your chance to help redefine how low-level development is done.
Responsibilities
- Drive the architecture of the driver structures and system layout
- Define scalable patterns for cross-architectural integration across bare-metal, Zephyr, Linux, and other environments
- Deconstruct complex SoC device trees and translate hardware descriptions into structured internal models for automated reasoning
- Partner with the ML team to shape data and annotation models for AI-driven data-extraction tooling
Qualifications
- 5+ years of experience in embedded systems development, including bare-metal and RTOS-based systems
- Proficiency in C/C++
- Familiarity with firmware configuration, SoC bring-up, and system-level debugging
- Hands-on experience with code generation tools, or low-level compiler/decompiler/emulator technologies
- Strong background in embedded toolchains: compilers, linkers, debuggers, and build systems
- Python or scripting for automation and tooling is a plus
- Experience with functional-safety standards is a plus
Why embedd.it?
- Dynamic, venture-backed team of engineers challenging the status quo 🚀
- Work at the intersection of embedded systems, code generators, compilers, and ML 🤖
- Unusual challenges requiring out-of-the-box abstract thinking 🧠
- Competitive compensation: cash + equity 💰
- Remote work possible 🌍
About Us
embedd.it is a UK-based startup reinventing embedded development. Our platform transforms unstructured semiconductor data into structured digital twins, enabling automatic generation of drivers, tests, and documentation. We're building a single, traceable source of truth to make integration fast, vendor-agnostic, and future-proof.
Other similar jobs
Senior ASIC Timing Engineer
@ NVIDIA, 📍India 🇮🇳
Senior ASIC Timing Engineer
@ NVIDIA, 📍India 🇮🇳
CPU Physical Design Principal Engineer
@ Qualcomm, 📍India 🇮🇳
ASIC Analog Design Engineer - REF79515L
@ Continental, 📍India 🇮🇳
Staff Engineer, Digital IC Design
@ Marvell Technology, 📍India 🇮🇳
ASIC Design Verification Engineer, Annapurna Labs
@ Amazon, 📍India 🇮🇳
ASIC Design Verification Engineer, Annapurna Labs
@ Amazon, 📍India 🇮🇳
ASIC RTL Engineer, Annapurna Labs
@ Amazon, 📍India 🇮🇳
ASIC Physical Design Engineer, Annapurna Labs
@ Amazon, 📍India 🇮🇳
ASIC RTL Engineer, Annapurna Labs
@ Amazon, 📍India 🇮🇳
-
Employment
⏱︎ full-time
-
Experience
🧙♂️ mid-level
-
Skills
-
Industry
-
Find similar jobs
Senior ASIC Timing Engineer
@ NVIDIA, 📍India 🇮🇳
Senior ASIC Timing Engineer
@ NVIDIA, 📍India 🇮🇳
CPU Physical Design Principal Engineer
@ Qualcomm, 📍India 🇮🇳
ASIC Analog Design Engineer - REF79515L
@ Continental, 📍India 🇮🇳
Staff Engineer, Digital IC Design
@ Marvell Technology, 📍India 🇮🇳
ASIC Design Verification Engineer, Annapurna Labs
@ Amazon, 📍India 🇮🇳
ASIC Design Verification Engineer, Annapurna Labs
@ Amazon, 📍India 🇮🇳
ASIC RTL Engineer, Annapurna Labs
@ Amazon, 📍India 🇮🇳
ASIC Physical Design Engineer, Annapurna Labs
@ Amazon, 📍India 🇮🇳
ASIC RTL Engineer, Annapurna Labs
@ Amazon, 📍India 🇮🇳