Bootstrap
← Go Back

Meta

ASIC DV Engineer, PCIe Verification

📌Bengaluru, India 🇮🇳

Apply Now ↗

⏱︎ full-time

🧙‍♂️ senior

Meta is hiring ASIC Verification Engineer with in-depth understanding of PCIe Express within the Infrastructure organization. We are looking for individuals with experience in verification of PCIe Switch, Root Complex and Endpoint to build IP and System On Chip (SoC) for data center applications. As a Design Verification Engineer, you will be part of a dynamic team working with the best in the industry, focused on developing innovative ASIC solutions for Facebook’s data center applications. You will be responsible for the verification closure of a sub-system or SoC from test-planning, Hybrid test bench development to verification closure. The role also provides ample opportunities to partner and collaborate with full stack software, hardware, ASIC Design, Emulation and Post-Silicon teams towards creating a first-pass silicon success.

ASIC DV Engineer, PCIe Verification Responsibilities:

  • Develop and execute verification plans, test cases, and scripts to ensure PCIe interface functionality, performance, and compliance with industry standards.
  • Collaborate with design teams to understand the PCIe interface architecture and identify potential issues.
  • Create and maintain testbenches, including simulation models and tests
  • Perform simulation-based testing, including functional, performance, and compliance testing
  • Analyze test results, identify defects, and work with design teams to resolve issues.
  • Stay up-to-date with industry trends, standards, and best practices related to PCIe verification
  • Debug, root-cause and resolve functional failures in the design, partnering with the Design team
  • Mentor engineers to drive and deliver high confidence verification for highly complex ASIC projects.

Minimum Qualifications:

  • Bachelor's degree in Computer Science, Computer Engineering, relevant technical field, or equivalent practical experience
  • At least 15+ years of relevant experience
  • Track record of 'first-pass success' in ASIC development
  • Good knowledge of PCIe specifications, protocols, and standards covering Root Complex, End Point and Switch
  • Good hands-on verification experience in PCIe Transaction, Link and Physical layer.
  • Hands-on experience in Verilog, SystemVerilog, UVM , C/C++, Python based verification
  • Experience in IP, Cluster and SoC level verification in both RTL and Gate Level Setup
  • Proficiency in scripting languages such as Python, Perl, or TCL to build tools and flows for verification environments
  • Experience in architecting and implementing DV setup for complex Subsystem and ASICs.
  • Experience using analytical skills to craft novel solutions to tackle industry-level complex designs
  • Demonstrated experience with effective collaboration with cross functional teams

Preferred Qualifications:

  • Experience in development of PCIe Gen6/Gen7 DV testbench and infrastructure from scratch
  • Hands-on experience with integration and usage of varied PCIe vendor VIP
  • Experience in performance verification of PCIe Sub-System for AI/ML Applications etc
  • Experience with development of fully automated flows and scripts for data exploration, analysis and performance verification
  • Experience with revision control systems like Mercurial(Hg), Git or SVN
  • Experience with simulators and waveform debugging tools
  • Experience working across and building relationships with cross-functional design, model and emulation teams

About Meta:

Meta builds technologies that help people connect, find communities, and grow businesses. When Facebook launched in 2004, it changed the way people connect. Apps like Messenger, Instagram and WhatsApp further empowered billions around the world. Now, Meta is moving beyond 2D screens toward immersive experiences like augmented and virtual reality to help build the next evolution in social technology. People who choose to build their careers by building with us at Meta help shape a future that will take us beyond what digital connection makes possible today—beyond the constraints of screens, the limits of distance, and even the rules of physics.

Individual compensation is determined by skills, qualifications, experience, and location. Compensation details listed in this posting reflect the base hourly rate, monthly rate, or annual salary only, and do not include bonus, equity or sales incentives, if applicable. In addition to base compensation, Meta offers benefits. Learn more about benefits at Meta.
Other similar jobs

Senior ASIC Timing Engineer

@ NVIDIA, 📍India 🇮🇳

Senior ASIC Timing Engineer

@ NVIDIA, 📍India 🇮🇳

CPU Physical Design Principal Engineer

@ Qualcomm, 📍India 🇮🇳

ASIC Analog Design Engineer - REF79515L

@ Continental, 📍India 🇮🇳

Staff Engineer, Digital IC Design

@ Marvell Technology, 📍India 🇮🇳

ASIC Design Verification Engineer, Annapurna Labs

@ Amazon, 📍India 🇮🇳

ASIC Design Verification Engineer, Annapurna Labs

@ Amazon, 📍India 🇮🇳

ASIC RTL Engineer, Annapurna Labs

@ Amazon, 📍India 🇮🇳

ASIC Physical Design Engineer, Annapurna Labs

@ Amazon, 📍India 🇮🇳

ASIC RTL Engineer, Annapurna Labs

@ Amazon, 📍India 🇮🇳

  • Employment

    ⏱︎ full-time

  • Experience

    🧙‍♂️ senior

  • Skills
  • Industry
  • Find similar jobs

    Senior ASIC Timing Engineer

    @ NVIDIA, 📍India 🇮🇳

    Senior ASIC Timing Engineer

    @ NVIDIA, 📍India 🇮🇳

    CPU Physical Design Principal Engineer

    @ Qualcomm, 📍India 🇮🇳

    ASIC Analog Design Engineer - REF79515L

    @ Continental, 📍India 🇮🇳

    Staff Engineer, Digital IC Design

    @ Marvell Technology, 📍India 🇮🇳

    ASIC Design Verification Engineer, Annapurna Labs

    @ Amazon, 📍India 🇮🇳

    ASIC Design Verification Engineer, Annapurna Labs

    @ Amazon, 📍India 🇮🇳

    ASIC RTL Engineer, Annapurna Labs

    @ Amazon, 📍India 🇮🇳

    ASIC Physical Design Engineer, Annapurna Labs

    @ Amazon, 📍India 🇮🇳

    ASIC RTL Engineer, Annapurna Labs

    @ Amazon, 📍India 🇮🇳

Apply now ↗
Remote Work
Post time
Level
Employment
Industry
Apply Now ↗