Mercor
connects elite creative and technical talent with leading AI research labs. Headquartered in San Francisco, our investors include
Benchmark
,
General Catalyst
,
Peter Thiel
,
Adam D'Angelo
,
Larry Summers
, and
Jack Dorsey
.
Position:
ASIC Power Engineer
Type:
Contract
Compensation:
$100–$135/hour
Location:
United States
Role Responsibilities
Perform PPA optimization with Fusion compiler to enhance ASIC efficiency.
Conduct RTL and netlist level power analysis to improve power management.
Execute post-processing and scripting on report log files for format conversion and data analysis.
Setup, run, debug, and analyze reports of ASIC flows including Synthesis, PD, Power, and Timing.
Implement blocks at RTL and UPF to optimize design processes.
Document and communicate findings clearly to enhance team understanding.
Qualifications
Must-Have
10+ years of experience as an ASIC Power Engineer or CAD/Physical Design Engineer.
Experience with power estimation tools and synthesis, including some physical design.
Knowledge of power trade-offs in design and back end implementation.
Hands-on experience in scripting and data analysis.
Bachelor's degree in Electrical Engineering/Computer Science or equivalent experience.