Bootstrap

AMD

RTL Silicon Design Engineer

๐Ÿ“ŒSan Jose, United States ๐Ÿ‡บ๐Ÿ‡ธ

โฑ๏ธŽ full-time

๐Ÿง™โ€โ™‚๏ธ mid-level

WHAT YOU DO AT AMD CHANGES EVERYTHING

We care deeply about transforming lives with AMD technology to enrich our industry, our communities, and the world. Our mission is to build great products that accelerate next-generation computing experiences - the building blocks for the data center, artificial intelligence, PCs, gaming and embedded. Underpinning our mission is the AMD culture. We push the limits of innovation to solve the worldโ€™s most important challenges. We strive for execution excellence while being direct, humble, collaborative, and inclusive of diverse perspectives.

AMD together we advance_

The Role

The SOC RTG team develops leading-edge discrete graphics SoCs. The team drives SoC execution and is involved from architecture through to production. As part of the SOC leadership team, you will gain exposure to system and IP-level design, SoC architecture, and implementation strategies.

The Person

  • Strong communication and analytical thinking skills
  • Detail-oriented with excellent debugging and problem-solving abilities


Key Responsibilities

  • Integrate AMD internal IPs RTL/DV environments into SoCs
  • Debug functional and performance issues of Graphics, Display, Data Fabric, and SMU IPs
  • Collaborate with IP and SoC teams to meet IP RTL quality metrics (e.g., area, timing, DFP, LINT, CDC)
  • Work closely with global front-end design and physical design teams on large-scale ASIC physical implementation
  • Drive design and methodology improvements to enhance program execution
  • Participate in defining and implementing design power intent (power gating, voltage islands)


Preferred Experience

  • Proficiency with Verilog RTL design
  • ASIC DV experience using reusable verification methodologies such as UVM
  • Knowledge of chip bus interfaces (AHB, AXI) and various standard peripherals/interfaces is a plus
  • Hands-on experience in chip-level design and integration activities
  • In-depth understanding of the full design flow: specification, architecture, micro-architecture, RTL design and verification, synthesis, physical design, timing closure, tape-out, and post-silicon debug
  • Exposure to Design-for-Test (DFT) is a plus


Academic Credentials

  • Bachelorโ€™s or Masterโ€™s degree in Electrical Engineering, Computer Engineering, or Computer Science


Benefits offered are described: AMD benefits at a glance.

AMD does not accept unsolicited resumes from headhunters, recruitment agencies, or fee-based recruitment services. AMD and its subsidiaries are equal opportunity, inclusive employers and will consider all applicants without regard to age, ancestry, color, marital status, medical condition, mental or physical disability, national origin, race, religion, political and/or third-party affiliation, sex, pregnancy, sexual orientation, gender identity, military or veteran status, or any other characteristic protected by law. We encourage applications from all qualified candidates and will accommodate applicantsโ€™ needs under the respective laws throughout all stages of the recruitment and selection process.

Other similar jobs

Senior ASIC Timing Engineer

@ NVIDIA, ๐Ÿ“United States ๐Ÿ‡บ๐Ÿ‡ธ

Senior ASIC Timing Engineer

@ NVIDIA, ๐Ÿ“United States ๐Ÿ‡บ๐Ÿ‡ธ

CPU Physical Design Principal Engineer

@ Qualcomm, ๐Ÿ“United States ๐Ÿ‡บ๐Ÿ‡ธ

ASIC Analog Design Engineer - REF79515L

@ Continental, ๐Ÿ“United States ๐Ÿ‡บ๐Ÿ‡ธ

Staff Engineer, Digital IC Design

@ Marvell Technology, ๐Ÿ“United States ๐Ÿ‡บ๐Ÿ‡ธ

ASIC Design Verification Engineer, Annapurna Labs

@ Amazon, ๐Ÿ“United States ๐Ÿ‡บ๐Ÿ‡ธ

ASIC Design Verification Engineer, Annapurna Labs

@ Amazon, ๐Ÿ“United States ๐Ÿ‡บ๐Ÿ‡ธ

ASIC RTL Engineer, Annapurna Labs

@ Amazon, ๐Ÿ“United States ๐Ÿ‡บ๐Ÿ‡ธ

ASIC Physical Design Engineer, Annapurna Labs

@ Amazon, ๐Ÿ“United States ๐Ÿ‡บ๐Ÿ‡ธ

ASIC RTL Engineer, Annapurna Labs

@ Amazon, ๐Ÿ“United States ๐Ÿ‡บ๐Ÿ‡ธ

  • Employment

    โฑ๏ธŽ full-time

  • Experience

    ๐Ÿง™โ€โ™‚๏ธ mid-level

  • Skills
  • Industry
  • Find similar jobs

    Senior ASIC Timing Engineer

    @ NVIDIA, ๐Ÿ“United States ๐Ÿ‡บ๐Ÿ‡ธ

    Senior ASIC Timing Engineer

    @ NVIDIA, ๐Ÿ“United States ๐Ÿ‡บ๐Ÿ‡ธ

    CPU Physical Design Principal Engineer

    @ Qualcomm, ๐Ÿ“United States ๐Ÿ‡บ๐Ÿ‡ธ

    ASIC Analog Design Engineer - REF79515L

    @ Continental, ๐Ÿ“United States ๐Ÿ‡บ๐Ÿ‡ธ

    Staff Engineer, Digital IC Design

    @ Marvell Technology, ๐Ÿ“United States ๐Ÿ‡บ๐Ÿ‡ธ

    ASIC Design Verification Engineer, Annapurna Labs

    @ Amazon, ๐Ÿ“United States ๐Ÿ‡บ๐Ÿ‡ธ

    ASIC Design Verification Engineer, Annapurna Labs

    @ Amazon, ๐Ÿ“United States ๐Ÿ‡บ๐Ÿ‡ธ

    ASIC RTL Engineer, Annapurna Labs

    @ Amazon, ๐Ÿ“United States ๐Ÿ‡บ๐Ÿ‡ธ

    ASIC Physical Design Engineer, Annapurna Labs

    @ Amazon, ๐Ÿ“United States ๐Ÿ‡บ๐Ÿ‡ธ

    ASIC RTL Engineer, Annapurna Labs

    @ Amazon, ๐Ÿ“United States ๐Ÿ‡บ๐Ÿ‡ธ

Remote Work
Post time
Level
Employment
Industry
Apply Now โ†—