Infotree Global logo

Infotree Global

RTL Engineer

Infotree Global

📍 Markham, Canada 🇨🇦

full-time
senior
Posted —

Key Skills

RTLVerilogSoCdebuggingsynthesis

Industry

SemiconductorTelecommunications

Job Description

  • The task includes RTL design using Verilog HDL, with a focus on implementation and debugging.
  • Comprehend the architectural specification at the System on Chip level.
  • Draft the microarchitecture guidelines for the newly introduced and updated functionalities. Charge includes design linking and simulation.
  • Collaborate with the synthesis and backend teams for the physical implementation.
  • Master's or Bachelor's degree in Computer Engineering is required.
  • 10 years plus of professional experience