Memory PHY RTL Design Engineer
📌Santa Clara, United States 🇺🇸
⏱︎ full-time
🧙♂️ mid-level
We care deeply about transforming lives with AMD technology to enrich our industry, our communities, and the world. Our mission is to build great products that accelerate next-generation computing experiences - the building blocks for the data center, artificial intelligence, PCs, gaming and embedded. Underpinning our mission is the AMD culture. We push the limits of innovation to solve the world’s most important challenges. We strive for execution excellence while being direct, humble, collaborative, and inclusive of diverse perspectives.
AMD together we advance_
The Role
The Memory PHY team is looking for a passionate and experienced Design Engineer for RTL and Firmware development of high-speed LPDDR, DDR IPs. Be a part of the definition, design and development phase of industry-leading Memory PHYs and interface IP. This opportunity includes creation of new IO designs as well as working on multiple designs and enhancing methodologies in parallel. Be a part of a team that delivers Industry leading IP and help our experts in RTL, FW, circuit, and architecture teams develop leading edge and differentiating IPs.
THE PERSON:
You have a passion for modern, complex processor architecture, digital design, and verification in general. You are a team player who has excellent communication skills and experience collaborating with other engineers located in different sites/timezones. You have strong analytical and problem-solving skills and are willing to learn and ready to take on problems.
KEY RESPONSIBILITIES:
- RTL design for memory I/O
- PHY Digital Architecture development from pathfinding, coding, verification to physical implementation
- PHY link layer design, implementation & verification with Analog and System architect.
- PHY Analog/Digital co-design
- Digital design and RTL coding
- Timing, Synthesis & Drive Physical implementation
- Collaborate with architects, hardware engineers, and firmware engineers to understand the new features to be verified
- Estimate the time required to write the new feature tests and any required changes to the test environment
- Build the unit tests
-
Debug design failures to determine the root cause; work with DV and firmware engineers to resolve design defects and correct any test issues
PREFERRED EXPERIENCE:
- Digital design engineering experience
- Experienced with Verilog, System Verilog, C, and C++
- Excellent knowledge of Verilog, System Verilog and a scripting language; experience with Python, Perl and TCL is a plus
- Knowledge of clocking architectures, synchronization, and CDC methodology
- Experience with synthesis, Timing closure
- SERDES, DDR, Memory Controller, or MAC Design experience is preferred
- Proficient in debugging firmware and RTL code using simulation tools
- Strong understanding of computer organization/architecture.
- Mixed signal RTL, Low power design experience is a plus
-
Exposure to leadership or mentorship is an asset
ACADEMIC CREDENTIALS:
-
Bachelors or Masters degree in computer engineering/Electrical Engineering
Benefits offered are described: AMD benefits at a glance.
AMD does not accept unsolicited resumes from headhunters, recruitment agencies, or fee-based recruitment services. AMD and its subsidiaries are equal opportunity, inclusive employers and will consider all applicants without regard to age, ancestry, color, marital status, medical condition, mental or physical disability, national origin, race, religion, political and/or third-party affiliation, sex, pregnancy, sexual orientation, gender identity, military or veteran status, or any other characteristic protected by law. We encourage applications from all qualified candidates and will accommodate applicants’ needs under the respective laws throughout all stages of the recruitment and selection process.
Senior Embedded Software Engineer
@ Embedd 
What we're looking for
At embedd.it, we power hardware-software integration in embedded devices. We turn fragmented semiconductor chip data into configurable digital twins, then deterministically generate code, tests, and documentation – making integration faster, cheaper, and resilient to supply chain shocks.
We’re looking for a true legend – someone with abstract thinking and deep expertise in low-level software development. You’ll build vendor-agnostic tooling for MCU and peripheral integration to solve hardware-software integration once and for all. We work at the intersection of embedded systems, code generation, compilers, and machine learning. It’s your chance to help redefine how low-level development is done.
Responsibilities
- Drive the architecture of the driver structures and system layout
- Define scalable patterns for cross-architectural integration across bare-metal, Zephyr, Linux, and other environments
- Deconstruct complex SoC device trees and translate hardware descriptions into structured internal models for automated reasoning
- Partner with the ML team to shape data and annotation models for AI-driven data-extraction tooling
Qualifications
- 5+ years of experience in embedded systems development, including bare-metal and RTOS-based systems
- Proficiency in C/C++
- Familiarity with firmware configuration, SoC bring-up, and system-level debugging
- Hands-on experience with code generation tools, or low-level compiler/decompiler/emulator technologies
- Strong background in embedded toolchains: compilers, linkers, debuggers, and build systems
- Python or scripting for automation and tooling is a plus
- Experience with functional-safety standards is a plus
Why embedd.it?
- Dynamic, venture-backed team of engineers challenging the status quo 🚀
- Work at the intersection of embedded systems, code generators, compilers, and ML 🤖
- Unusual challenges requiring out-of-the-box abstract thinking 🧠
- Competitive compensation: cash + equity 💰
- Remote work possible 🌍
About Us
embedd.it is a UK-based startup reinventing embedded development. Our platform transforms unstructured semiconductor data into structured digital twins, enabling automatic generation of drivers, tests, and documentation. We're building a single, traceable source of truth to make integration fast, vendor-agnostic, and future-proof.
Other similar jobs
Memory PHY RTL Design Engineer
@ AMD, 📍United States 🇺🇸
Principal Digital Design Engineer-SOC
@ Astera Labs, 📍United States 🇺🇸
CPU Logic Design Engineer
@ Intel Corporation, 📍United States 🇺🇸
Staff Digital Design Engineer
@ AMD, 📍United States 🇺🇸
-
Employment
⏱︎ full-time
-
Experience
🧙♂️ mid-level
-
Skills
-
Industry
-
Find similar jobs
Memory PHY RTL Design Engineer
@ AMD, 📍United States 🇺🇸
Principal Digital Design Engineer-SOC
@ Astera Labs, 📍United States 🇺🇸
CPU Logic Design Engineer
@ Intel Corporation, 📍United States 🇺🇸
Staff Digital Design Engineer
@ AMD, 📍United States 🇺🇸