Bootstrap

Altera

Graduate Talent - FPGA IP Software Development-1

๐Ÿ“ŒPenang, Malaysia ๐Ÿ‡ฒ๐Ÿ‡พ

โฑ๏ธŽ contract

๐Ÿง™โ€โ™‚๏ธ entry-level

Job Details

Job Description:

As a Graduate Talent โ€“ FPGA IP Software Development , you will be part of a structured graduate program designed to equip you with hands-on experience in FPGA design, IP development, simulation, and integration processes. You will work closely with experienced engineers on real-world projects involving RTL coding, verification, and software tools for FPGA-based systems.

Key Responsibilities

  • Assist in the design, development, and verification of FPGA IP cores using VHDL/Verilog/SystemVerilog.
  • Support software development for FPGA design automation, testbenches, and IP integration tools.
  • Contribute to the development and maintenance of internal tools and scripts (e.g., Python, TCL, Shell).
  • Participate in simulation, synthesis, timing analysis, and debugging of IP cores on target FPGA platforms.
  • Collaborate with cross-functional teams including hardware, software, and system validation engineers.
  • Document design specifications, test plans, and technical reports.

Qualifications

Academic Qualifications:

  • Bachelorโ€™s Degree (or final-year student) in Electrical/Electronic Engineering, Computer Engineering, or a related field.
  • Relevant coursework in Digital Design, Computer Architecture, Embedded Systems, or FPGA/ASIC Design is a plus.

Technical Skills

  • Familiarity with HDL languages (Verilog/VHDL).
  • Basic understanding of FPGA architecture and development flow.
  • Exposure to software scripting languages (e.g., Python, TCL, Bash) is an advantage.
  • Experience with EDA tools (e.g., Vivado, Quartus, ModelSim) is a plus.

Soft Skills

  • Passion for learning and solving complex technical challenges.
  • Good communication and teamwork skills.
  • Self-motivated, detail-oriented, and proactive attitude.

Job Type

Contract Employee (Fixed Term)

Shift

Shift 1 (Malaysia)

Primary Location:

Penang 15

Additional Locations:

Posting Statement

All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.
Other similar jobs

FPGA Design Engineer & Design Lead

@ BAE Systems, Inc., ๐Ÿ“Malaysia ๐Ÿ‡ฒ๐Ÿ‡พ

FPGA Systems Engineer

@ SAIC, ๐Ÿ“Malaysia ๐Ÿ‡ฒ๐Ÿ‡พ

Senior FPGA Engineer

@ Continental Electronics Corporation, ๐Ÿ“Malaysia ๐Ÿ‡ฒ๐Ÿ‡พ

FPGA ENGINEER

@ 360T, ๐Ÿ“Malaysia ๐Ÿ‡ฒ๐Ÿ‡พ

FPGA Engineer

@ Actalent, ๐Ÿ“Malaysia ๐Ÿ‡ฒ๐Ÿ‡พ

Ingรฉnieur dรฉveloppement FPGA CDI

@ Centum T&S, ๐Ÿ“Malaysia ๐Ÿ‡ฒ๐Ÿ‡พ

FPGA Engineer

@ Citadel Securities, ๐Ÿ“Malaysia ๐Ÿ‡ฒ๐Ÿ‡พ

FPGA Engineer

@ ENGIBEX, ๐Ÿ“Malaysia ๐Ÿ‡ฒ๐Ÿ‡พ

FPGA Engineer

@ Elbit Systems Israel, ๐Ÿ“Malaysia ๐Ÿ‡ฒ๐Ÿ‡พ

FPGA Engineer - Oxford Knight

@ Jobs via eFinancialCareers, ๐Ÿ“Malaysia ๐Ÿ‡ฒ๐Ÿ‡พ

  • Employment

    โฑ๏ธŽ contract

  • Experience

    ๐Ÿง™โ€โ™‚๏ธ entry-level

  • Skills
  • Industry
  • Find similar jobs

    FPGA Design Engineer & Design Lead

    @ BAE Systems, Inc., ๐Ÿ“Malaysia ๐Ÿ‡ฒ๐Ÿ‡พ

    FPGA Systems Engineer

    @ SAIC, ๐Ÿ“Malaysia ๐Ÿ‡ฒ๐Ÿ‡พ

    Senior FPGA Engineer

    @ Continental Electronics Corporation, ๐Ÿ“Malaysia ๐Ÿ‡ฒ๐Ÿ‡พ

    FPGA ENGINEER

    @ 360T, ๐Ÿ“Malaysia ๐Ÿ‡ฒ๐Ÿ‡พ

    FPGA Engineer

    @ Actalent, ๐Ÿ“Malaysia ๐Ÿ‡ฒ๐Ÿ‡พ

    Ingรฉnieur dรฉveloppement FPGA CDI

    @ Centum T&S, ๐Ÿ“Malaysia ๐Ÿ‡ฒ๐Ÿ‡พ

    FPGA Engineer

    @ Citadel Securities, ๐Ÿ“Malaysia ๐Ÿ‡ฒ๐Ÿ‡พ

    FPGA Engineer

    @ ENGIBEX, ๐Ÿ“Malaysia ๐Ÿ‡ฒ๐Ÿ‡พ

    FPGA Engineer

    @ Elbit Systems Israel, ๐Ÿ“Malaysia ๐Ÿ‡ฒ๐Ÿ‡พ

    FPGA Engineer - Oxford Knight

    @ Jobs via eFinancialCareers, ๐Ÿ“Malaysia ๐Ÿ‡ฒ๐Ÿ‡พ

Remote Work
Post time
Level
Employment
Industry
Apply Now โ†—