📍 Markham, Canada 🇨🇦
Design Verification
System Verilog & UVM
DV engineer with 7-13 yrs of exp.
Verification of display IP used in graphics card
IP/SS and end to end testing for these blocks.
Exp in DV flow including SV, UVM
Work from AMD- Markham Canada office.