Cube Hub logo

Cube Hub

DRAM Firmware / Integration Engineer

Cube Hub

📍 CA, United States 🇺🇸

contract
mid-level
on-site
Posted —

Key Skills

DRAMDDR4DDR5ECCC/C++

Industry

SemiconductorConsumer Electronics

Job Description

Job Title: DRAM Firmware / Integration Engineer

Location: Rancho Cordova, California 95670, USA

Duration: 12 Months

Work Location: Onsite



Position Summary

We are seeking a skilled DRAM Firmware / Integration Engineer to develop, integrate, and validate DRAM firmware for SSD platforms. The ideal candidate will have expertise in DRAM architecture, DDR4/DDR5 technologies, firmware development, hardware validation, and debugging. This role involves working closely with cross-functional engineering teams to ensure reliable memory subsystem performance and successful product delivery.

Key Responsibilities

  • Develop, integrate, and validate DRAM drivers for SSD firmware platforms.
  • Design, implement, and validate DRAM read/write operations, gate training, write leveling, and memory training algorithms.
  • Configure, validate, and optimize DRAM PHY IP.
  • Develop expertise in DRAM ECC implementation and validation.
  • Configure and validate DDR4/DDR5 mode registers and initialization sequences.
  • Develop and validate DDR4/DDR5 power management features, refresh policies, and low-power states.
  • Create automated test procedures, validation tools, and debugging utilities for DRAM testing.
  • Troubleshoot and resolve DRAM-related hardware and firmware issues.
  • Collaborate with internal engineering teams and external partners throughout product development.
  • Document technical requirements, validation results, and project schedules.
  • Provide technical guidance and support to cross-functional teams.

Required Qualifications

  • Bachelor's or Master's degree in Electrical Engineering, Computer Engineering, or a related discipline.
  • Minimum 3 years of experience in DRAM firmware development, integration, validation, or memory subsystem engineering.
  • Strong understanding of DRAM architecture, operation, integration, and memory controller interfaces.
  • Experience with DDR4 and DDR5 protocols, initialization, training, and configuration.
  • Knowledge of DRAM PHY architecture and configuration.
  • Experience with DRAM ECC implementation and validation.
  • Proficiency with memory testing tools, validation software, and debugging methodologies.
  • Understanding of signal integrity, high-speed signaling, and simulation techniques.
  • Hands-on experience with oscilloscopes, power supplies, logic analyzers, and soldering equipment.
  • Strong analytical, troubleshooting, and debugging skills.
  • Excellent planning, documentation, communication, and interpersonal skills.
  • Ability to work independently and collaboratively in a fast-paced engineering environment.
  • Demonstrated leadership, project ownership, and problem-solving capabilities.

Preferred Skills

  • Experience with SSD firmware or storage controller development.
  • Embedded firmware development using C/C++.
  • Familiarity with JTAG, firmware debugging tools, and hardware bring-up.
  • Experience with high-speed memory interface validation and optimization.
  • Strong organizational and multitasking skills.