Bootstrap

MediaTek

CPU/GPU R2G Engineer

๐Ÿ“ŒHsinchu, Taiwan ๐Ÿ‡น๐Ÿ‡ผ

โฑ๏ธŽ full-time

๐Ÿง™โ€โ™‚๏ธ mid-level

Job Description

CPU Physical Implementation Engineer

Responsible for physical design and development activities of MediaTekโ€™s Ghz ARM/Imagination-based graphics processors, AI processors and neural network DS.

Involve in activities encompass physical design and analysis of complex and timing-critical graphics processor AI processors and neural network DSP.

Technical disciplines include Physical Implementation (floor-planning, place and route, RC extraction, timing and power optimization) & signoff (DRC, LVS, STA, PI).

Requirement

At least 4 years of experience in Physical Design and Signoff

Skills

>> Synthesis::

PPA improvement through synthesis recipe exploration for better perf, power, and area.

>> Physical design ::

Floor Planning, Place & Route followed by Timing and Physical Closure

>> Signoff ::

PI : PG mesh spec selection, Bump/RDL planning, IR closure

PV : DRC, LVS, ANT, ERC closure

STA : Block level timing closure
Other similar jobs

Senior CPU Subsystem RTL Design Engineer, Silicon

@ Google, ๐Ÿ“Taiwan ๐Ÿ‡น๐Ÿ‡ผ

CPU Performance and Power Analyst/Lead Engineer

@ Qualcomm, ๐Ÿ“Taiwan ๐Ÿ‡น๐Ÿ‡ผ

Lead CPU Performance Analysis Engineer

@ Qualcomm, ๐Ÿ“Taiwan ๐Ÿ‡น๐Ÿ‡ผ

CPU Performance Modeling Architect

@ Qualcomm, ๐Ÿ“Taiwan ๐Ÿ‡น๐Ÿ‡ผ

Lead CPU Performance Projections Engineer

@ Qualcomm, ๐Ÿ“Taiwan ๐Ÿ‡น๐Ÿ‡ผ

CPU Physical Design Timing Engineer

@ Qualcomm, ๐Ÿ“Taiwan ๐Ÿ‡น๐Ÿ‡ผ

Lead CPU Performance Projections Engineer

@ Qualcomm, ๐Ÿ“Taiwan ๐Ÿ‡น๐Ÿ‡ผ

Staff CPU RTL Design Engineer

@ Google, ๐Ÿ“Taiwan ๐Ÿ‡น๐Ÿ‡ผ

CPU Physical Design Engineer

@ Qualcomm, ๐Ÿ“Taiwan ๐Ÿ‡น๐Ÿ‡ผ

CPU RTL Engineer

@ Google, ๐Ÿ“Taiwan ๐Ÿ‡น๐Ÿ‡ผ

  • Employment

    โฑ๏ธŽ full-time

  • Experience

    ๐Ÿง™โ€โ™‚๏ธ mid-level

  • Skills
  • Industry
  • Find similar jobs

    Senior CPU Subsystem RTL Design Engineer, Silicon

    @ Google, ๐Ÿ“Taiwan ๐Ÿ‡น๐Ÿ‡ผ

    CPU Performance and Power Analyst/Lead Engineer

    @ Qualcomm, ๐Ÿ“Taiwan ๐Ÿ‡น๐Ÿ‡ผ

    Lead CPU Performance Analysis Engineer

    @ Qualcomm, ๐Ÿ“Taiwan ๐Ÿ‡น๐Ÿ‡ผ

    CPU Performance Modeling Architect

    @ Qualcomm, ๐Ÿ“Taiwan ๐Ÿ‡น๐Ÿ‡ผ

    Lead CPU Performance Projections Engineer

    @ Qualcomm, ๐Ÿ“Taiwan ๐Ÿ‡น๐Ÿ‡ผ

    CPU Physical Design Timing Engineer

    @ Qualcomm, ๐Ÿ“Taiwan ๐Ÿ‡น๐Ÿ‡ผ

    Lead CPU Performance Projections Engineer

    @ Qualcomm, ๐Ÿ“Taiwan ๐Ÿ‡น๐Ÿ‡ผ

    Staff CPU RTL Design Engineer

    @ Google, ๐Ÿ“Taiwan ๐Ÿ‡น๐Ÿ‡ผ

    CPU Physical Design Engineer

    @ Qualcomm, ๐Ÿ“Taiwan ๐Ÿ‡น๐Ÿ‡ผ

    CPU RTL Engineer

    @ Google, ๐Ÿ“Taiwan ๐Ÿ‡น๐Ÿ‡ผ

Remote Work
Post time
Level
Employment
Industry
Apply Now โ†—