Data Center related IP integration , from synthesis DFT to GDS deliver - Advance Process Node Chip integration from Synthesis to TapeOut including timing closure
Main Requirements and Qualifications
1. Cell base IC design knowledge and experience
2. Digital IC design EDA tool and flow development experience.