Broadcom Central Engineering team is looking for a Multi Skilled RTL, Verification engineer with DFT expertise. The Successful candidate will work in one or more domains of RTL, Verification, DFT for Complex Memory, IO subsystems, Hierarchical Blocks including BIST. It is great Opportunity and challenging role for the people who wants to gain in depth knowledge on end to end Chip development flow with Deeper Expertise on DFT and Memory BIST, eBIST.
Subsystem RTL, Verification Engineer
- RTL development and Verification for Digital subsystems, Memory Subsystems including BIST.
- DFT Insertion and Verification signoff for IO, ARM-PNR, Memory Digital Subsystems with Tessent/Embedded MBIST
- MBIST, ATPG, RSQ Verification and sign-off.
- Formal verification, Cross Clock Domain checks, Power/Timing sign off
-
Verify complex Digital subsystems through OVM, UVM methodology, creating the Verification Suit Independently.
- Hands on Experience with RTL, Synthesis,
- Hands on experience in defining ICC/Synthesis constraints that meets timing closure needs
- Familiarity with DFT flows includes MBIST, ATPG, RSQ and Verification methodologies and best practices for the DFT signoff.
- Familiarity with Spyglass, LEC, CDC, and Synthesis tools DC Ultra, Fusion Compiler.
- Familiarity with GLS, simulation, UVM, OVM methodologies is a big plus
- Proficiency with Verilog NC, Verilog XL tools
-
Strong fundamentals in digital design and Coding/Verifying complex RTL subsystems
Senior Embedded Software Engineer
@ Embedd 
What we're looking for
At embedd.it, we power hardware-software integration in embedded devices. We turn fragmented semiconductor chip data into configurable digital twins, then deterministically generate code, tests, and documentation – making integration faster, cheaper, and resilient to supply chain shocks.
We’re looking for a true legend – someone with abstract thinking and deep expertise in low-level software development. You’ll build vendor-agnostic tooling for MCU and peripheral integration to solve hardware-software integration once and for all. We work at the intersection of embedded systems, code generation, compilers, and machine learning. It’s your chance to help redefine how low-level development is done.
Responsibilities
- Drive the architecture of the driver structures and system layout
- Define scalable patterns for cross-architectural integration across bare-metal, Zephyr, Linux, and other environments
- Deconstruct complex SoC device trees and translate hardware descriptions into structured internal models for automated reasoning
- Partner with the ML team to shape data and annotation models for AI-driven data-extraction tooling
Qualifications
- 5+ years of experience in embedded systems development, including bare-metal and RTOS-based systems
- Proficiency in C/C++
- Familiarity with firmware configuration, SoC bring-up, and system-level debugging
- Hands-on experience with code generation tools, or low-level compiler/decompiler/emulator technologies
- Strong background in embedded toolchains: compilers, linkers, debuggers, and build systems
- Python or scripting for automation and tooling is a plus
- Experience with functional-safety standards is a plus
Why embedd.it?
- Dynamic, venture-backed team of engineers challenging the status quo 🚀
- Work at the intersection of embedded systems, code generators, compilers, and ML 🤖
- Unusual challenges requiring out-of-the-box abstract thinking 🧠
- Competitive compensation: cash + equity 💰
- Remote work possible 🌍
About Us
embedd.it is a UK-based startup reinventing embedded development. Our platform transforms unstructured semiconductor data into structured digital twins, enabling automatic generation of drivers, tests, and documentation. We're building a single, traceable source of truth to make integration fast, vendor-agnostic, and future-proof.
Other similar jobs
Senior ASIC Timing Engineer
@ NVIDIA, 📍India 🇮🇳
Senior ASIC Timing Engineer
@ NVIDIA, 📍India 🇮🇳
CPU Physical Design Principal Engineer
@ Qualcomm, 📍India 🇮🇳
ASIC Analog Design Engineer - REF79515L
@ Continental, 📍India 🇮🇳
Staff Engineer, Digital IC Design
@ Marvell Technology, 📍India 🇮🇳
ASIC Design Verification Engineer, Annapurna Labs
@ Amazon, 📍India 🇮🇳
ASIC Design Verification Engineer, Annapurna Labs
@ Amazon, 📍India 🇮🇳
ASIC RTL Engineer, Annapurna Labs
@ Amazon, 📍India 🇮🇳
ASIC Physical Design Engineer, Annapurna Labs
@ Amazon, 📍India 🇮🇳
ASIC RTL Engineer, Annapurna Labs
@ Amazon, 📍India 🇮🇳
-
Employment
⏱︎ full-time
-
Experience
🧙♂️ senior
-
Skills
-
Industry
-
Find similar jobs
Senior ASIC Timing Engineer
@ NVIDIA, 📍India 🇮🇳
Senior ASIC Timing Engineer
@ NVIDIA, 📍India 🇮🇳
CPU Physical Design Principal Engineer
@ Qualcomm, 📍India 🇮🇳
ASIC Analog Design Engineer - REF79515L
@ Continental, 📍India 🇮🇳
Staff Engineer, Digital IC Design
@ Marvell Technology, 📍India 🇮🇳
ASIC Design Verification Engineer, Annapurna Labs
@ Amazon, 📍India 🇮🇳
ASIC Design Verification Engineer, Annapurna Labs
@ Amazon, 📍India 🇮🇳
ASIC RTL Engineer, Annapurna Labs
@ Amazon, 📍India 🇮🇳
ASIC Physical Design Engineer, Annapurna Labs
@ Amazon, 📍India 🇮🇳
ASIC RTL Engineer, Annapurna Labs
@ Amazon, 📍India 🇮🇳