Ambarella Inc
๐Santa Clara County, United States ๐บ๐ธ
โฑ๏ธ full-time
๐งโโ๏ธ mid-level
๐ฐ 135000
Job Description
Position Responsibilities:
Requirements:
The base salary range is $135,000 - $170,000. Your base salary will be determined based on your location, experience, and the pay of employees in similar positions. The successful candidate will have the opportunity to convert to a full-time regular position. We also offer new-hire RSU grants and the opportunity for annual RSU grants, as well as other highly competitive benefits.
Senior Embedded Software Engineer
@ Embedd
At embedd.it, we power hardware-software integration in embedded devices. We turn fragmented semiconductor chip data into configurable digital twins, then deterministically generate code, tests, and documentation โ making integration faster, cheaper, and resilient to supply chain shocks.
Weโre looking for a true legend โ someone with abstract thinking and deep expertise in low-level software development. Youโll build vendor-agnostic tooling for MCU and peripheral integration to solve hardware-software integration once and for all. We work at the intersection of embedded systems, code generation, compilers, and machine learning. Itโs your chance to help redefine how low-level development is done.
embedd.it is a UK-based startup reinventing embedded development. Our platform transforms unstructured semiconductor data into structured digital twins, enabling automatic generation of drivers, tests, and documentation. We're building a single, traceable source of truth to make integration fast, vendor-agnostic, and future-proof.
Senior ASIC Timing Engineer
@ NVIDIA, ๐United States ๐บ๐ธ
Senior ASIC Timing Engineer
@ NVIDIA, ๐United States ๐บ๐ธ
CPU Physical Design Principal Engineer
@ Qualcomm, ๐United States ๐บ๐ธ
ASIC Analog Design Engineer - REF79515L
@ Continental, ๐United States ๐บ๐ธ
Staff Engineer, Digital IC Design
@ Marvell Technology, ๐United States ๐บ๐ธ
ASIC Design Verification Engineer, Annapurna Labs
@ Amazon, ๐United States ๐บ๐ธ
ASIC Design Verification Engineer, Annapurna Labs
@ Amazon, ๐United States ๐บ๐ธ
ASIC RTL Engineer, Annapurna Labs
@ Amazon, ๐United States ๐บ๐ธ
ASIC Physical Design Engineer, Annapurna Labs
@ Amazon, ๐United States ๐บ๐ธ
ASIC RTL Engineer, Annapurna Labs
@ Amazon, ๐United States ๐บ๐ธ
โฑ๏ธ full-time
๐งโโ๏ธ mid-level
๐ฐ 135000
Senior ASIC Timing Engineer
@ NVIDIA, ๐United States ๐บ๐ธ
Senior ASIC Timing Engineer
@ NVIDIA, ๐United States ๐บ๐ธ
CPU Physical Design Principal Engineer
@ Qualcomm, ๐United States ๐บ๐ธ
ASIC Analog Design Engineer - REF79515L
@ Continental, ๐United States ๐บ๐ธ
Staff Engineer, Digital IC Design
@ Marvell Technology, ๐United States ๐บ๐ธ
ASIC Design Verification Engineer, Annapurna Labs
@ Amazon, ๐United States ๐บ๐ธ
ASIC Design Verification Engineer, Annapurna Labs
@ Amazon, ๐United States ๐บ๐ธ
ASIC RTL Engineer, Annapurna Labs
@ Amazon, ๐United States ๐บ๐ธ
ASIC Physical Design Engineer, Annapurna Labs
@ Amazon, ๐United States ๐บ๐ธ
ASIC RTL Engineer, Annapurna Labs
@ Amazon, ๐United States ๐บ๐ธ