Bootstrap

IC Resources

Senior/Principal Digital ASIC Design Engineer

๐Ÿ“ŒCracow Metropolitan Area, Poland ๐Ÿ‡ต๐Ÿ‡ฑ

โฑ๏ธŽ

๐Ÿง™โ€โ™‚๏ธ senior

Senior/Principal Digital Design Engineer - Katowice

I am seeking an experienced Digital Design Engineer to join a dynamic and innovative team, contributing to the development of cutting-edge silicon solutions for high-tech markets. This is an excellent opportunity to work on complex IP designs and collaborate with industry leaders.

This is an exciting role for a Digital Design Engineer looking to contribute to groundbreaking technology.

Required Experience

  • Degree in Electrical/Electronic Engineering, Microelectronics, or a related field.
  • Proven experience in 5+ successful taepouts
  • Proven proficiency in Verilog coding for RTL design
  • Strong understanding of industry protocols such as PCIe, UCIe, CXL, USB, Ethernet, or MIPI.
  • Familiarity with RTL checks including LINT, SDC, and CDC.
  • Experience with synthesis flow, logical equivalence checks (LEC), and timing constraints.

For more information on this role or others then please contact Jordan Browne at IC Resources.
Other similar jobs

Senior ASIC Timing Engineer

@ NVIDIA, ๐Ÿ“Poland ๐Ÿ‡ต๐Ÿ‡ฑ

Senior ASIC Timing Engineer

@ NVIDIA, ๐Ÿ“Poland ๐Ÿ‡ต๐Ÿ‡ฑ

CPU Physical Design Principal Engineer

@ Qualcomm, ๐Ÿ“Poland ๐Ÿ‡ต๐Ÿ‡ฑ

ASIC Analog Design Engineer - REF79515L

@ Continental, ๐Ÿ“Poland ๐Ÿ‡ต๐Ÿ‡ฑ

Staff Engineer, Digital IC Design

@ Marvell Technology, ๐Ÿ“Poland ๐Ÿ‡ต๐Ÿ‡ฑ

Senior ASIC Design Engineer

@ IC Resources, ๐Ÿ“Poland ๐Ÿ‡ต๐Ÿ‡ฑ

ASIC Design Verification Engineer, Annapurna Labs

@ Amazon, ๐Ÿ“Poland ๐Ÿ‡ต๐Ÿ‡ฑ

ASIC Design Verification Engineer, Annapurna Labs

@ Amazon, ๐Ÿ“Poland ๐Ÿ‡ต๐Ÿ‡ฑ

ASIC RTL Engineer, Annapurna Labs

@ Amazon, ๐Ÿ“Poland ๐Ÿ‡ต๐Ÿ‡ฑ

ASIC Physical Design Engineer, Annapurna Labs

@ Amazon, ๐Ÿ“Poland ๐Ÿ‡ต๐Ÿ‡ฑ

  • Employment

    โฑ๏ธŽ

  • Experience

    ๐Ÿง™โ€โ™‚๏ธ senior

  • Skills
  • Industry
  • Find similar jobs

    Senior ASIC Timing Engineer

    @ NVIDIA, ๐Ÿ“Poland ๐Ÿ‡ต๐Ÿ‡ฑ

    Senior ASIC Timing Engineer

    @ NVIDIA, ๐Ÿ“Poland ๐Ÿ‡ต๐Ÿ‡ฑ

    CPU Physical Design Principal Engineer

    @ Qualcomm, ๐Ÿ“Poland ๐Ÿ‡ต๐Ÿ‡ฑ

    ASIC Analog Design Engineer - REF79515L

    @ Continental, ๐Ÿ“Poland ๐Ÿ‡ต๐Ÿ‡ฑ

    Staff Engineer, Digital IC Design

    @ Marvell Technology, ๐Ÿ“Poland ๐Ÿ‡ต๐Ÿ‡ฑ

    Senior ASIC Design Engineer

    @ IC Resources, ๐Ÿ“Poland ๐Ÿ‡ต๐Ÿ‡ฑ

    ASIC Design Verification Engineer, Annapurna Labs

    @ Amazon, ๐Ÿ“Poland ๐Ÿ‡ต๐Ÿ‡ฑ

    ASIC Design Verification Engineer, Annapurna Labs

    @ Amazon, ๐Ÿ“Poland ๐Ÿ‡ต๐Ÿ‡ฑ

    ASIC RTL Engineer, Annapurna Labs

    @ Amazon, ๐Ÿ“Poland ๐Ÿ‡ต๐Ÿ‡ฑ

    ASIC Physical Design Engineer, Annapurna Labs

    @ Amazon, ๐Ÿ“Poland ๐Ÿ‡ต๐Ÿ‡ฑ

Remote Work
Post time
Level
Employment
Industry
Apply Now โ†—