Senior Engineer, Design Verification
📌Singapore, Singapore 🇸🇬
⏱︎ full-time
🧙♂️ senior
We are seeking an experienced and highly skilled Senior Engineer, Design Verification to join our verification team. In this role, you will be responsible for ensuring the functionality, performance, and quality of digital hardware designs by developing and executing verification strategies. You will work closely with the digital design team to create verification plans, develop testbenches, perform simulations, and analyze coverage metrics, all with the goal of delivering high-quality IPs.
Responsibilities
- Work closely with the digital design team to review specifications and develop a robust verification plan tailored to project requirements.
- Create and maintain testbenches and write test cases in System Verilog/UVM, ensuring comprehensive functional and code coverage.
- Execute RTL/gate-level simulations, perform regression testing, and debug issues, identifying root causes and resolving them in collaboration with design engineers.
- Analyze code and functional coverage metrics, identify any gaps, and take necessary actions to close them for thorough verification.
- Contribute to the improvement of verification methodologies and workflows, staying updated with industry best practices.
-
Provide regular updates on verification progress, challenges, and solutions to relevant stakeholders.
- Education: Bachelor’s or Master’s degree in electrical, Electronics, or Computer Engineering.
- Experience: At least 5 years of experience in ASIC design verification, with a proven track record in complex verification projects.
- Technical Skills:
- Strong knowledge of programming languages and experience with scripting languages like Perl, Python, TCL, or Makefile.
- Solid understanding of SystemVerilog constructs and expertise with UVM.
- Clear understanding of verification techniques, including assertion-based and metric-driven verification.
- Soft Skills: Excellent communication skills and a proactive attitude, with strong teamwork abilities and motivation to tackle challenges and improve verification practices.
Other similar jobs
IP SMMU Design Verification Principal Engineer
@ Qualcomm, 📍Singapore 🇸🇬
Design Verification Engineer, ASIC
@ Waymo, 📍Singapore 🇸🇬
Design Verification Engineer, ASIC
@ Waymo, 📍Singapore 🇸🇬
Engineer, Design Verification
@ Corinex, 📍Singapore 🇸🇬
Design Verification Engineer - System Verilog
@ Creeno Solutions Pvt Ltd, 📍Singapore 🇸🇬
We are Hiring Design Verification Engineers
@ Eximietas Design, 📍Singapore 🇸🇬
We are Hiring Design Verification Engineers
@ Eximietas Design, 📍Singapore 🇸🇬
We are Hiring Design Verification Engineers
@ Eximietas Design, 📍Singapore 🇸🇬
We are Hiring Design Verification Engineers
@ Eximietas Design, 📍Singapore 🇸🇬
We are Hiring Design Verification Engineers
@ Eximietas Design, 📍Singapore 🇸🇬
-
Employment
⏱︎ full-time
-
Experience
🧙♂️ senior
-
Skills
-
Industry
-
Find similar jobs
IP SMMU Design Verification Principal Engineer
@ Qualcomm, 📍Singapore 🇸🇬
Design Verification Engineer, ASIC
@ Waymo, 📍Singapore 🇸🇬
Design Verification Engineer, ASIC
@ Waymo, 📍Singapore 🇸🇬
Engineer, Design Verification
@ Corinex, 📍Singapore 🇸🇬
Design Verification Engineer - System Verilog
@ Creeno Solutions Pvt Ltd, 📍Singapore 🇸🇬
We are Hiring Design Verification Engineers
@ Eximietas Design, 📍Singapore 🇸🇬
We are Hiring Design Verification Engineers
@ Eximietas Design, 📍Singapore 🇸🇬
We are Hiring Design Verification Engineers
@ Eximietas Design, 📍Singapore 🇸🇬
We are Hiring Design Verification Engineers
@ Eximietas Design, 📍Singapore 🇸🇬
We are Hiring Design Verification Engineers
@ Eximietas Design, 📍Singapore 🇸🇬