Bootstrap

Atos

Senior ASIC/FPGA Prototyping Engineer R&D

๐Ÿ“ŒรŽle-de-France, France ๐Ÿ‡ซ๐Ÿ‡ท

โฑ๏ธŽ full-time

๐Ÿง™โ€โ™‚๏ธ senior

About Eviden

Eviden is a next-gen technology leader in data-driven, trusted and sustainable digital transformation with a strong portfolio of patented technologies. With worldwide leading positions in advanced computing, security, AI, cloud and digital platforms, it provides deep expertise for all industries in more than 47 countries. Bringing together 41,000 world-class talents, Eviden expands the possibilities of data and technology across the digital continuum, now and for generations to come. Eviden is an Atos Group company with an annual revenue of c. โ‚ฌ 5 billion.

Join us as a senior engineer with a passion for prototyping and validating advanced ASIC/FPGA components in the fields of High-Performance Computing (HPC) and enterprise servers.

The ideal candidate will be capable of leading a multidisciplinary team in problem-solving, while also contributing individually to root cause analysis of encountered bugs.

The role also requires the ability to drive test coverage analysis and define a test plan based on specification.

Experience in Asic/FPGA and/or integrating complex hardware and software test environments using servers and FPGA boards is highly desirable. This is an excellent opportunity to join a cutting-edge European HPC team collaborating with some of the worldโ€™s leading electronics companies. The selected candidate will be encouraged to showcase their skills and eagerness to learn within an already established, multicultural and multidisciplinary team.

Fluency In English Is Essential. Required Profile

  • Proven experience in ASIC/FPGA design or integration roles
  • Strong communication skills in technical environments
  • Ability to work autonomously, creatively, and proactively


Responsibilities

  • Lead or participate in root cause analysis groups for bugs found during test campaigns
  • Contribute to hardware/software test strategy, test coverage analysis, and planning
  • Define and update test bench configurations using servers and FPGA boards
  • Collaborate closely with hardware, software, and verification teams to define and execute test campaigns
  • Propose and implement instrumentation enhancements
  • Improvement of test tools using SystemVerilog RTL, Python, Tcl, and Bash will be considered a plus


Letโ€™s grow together.
Other similar jobs

Senior ASIC Timing Engineer

@ NVIDIA, ๐Ÿ“France ๐Ÿ‡ซ๐Ÿ‡ท

Senior ASIC Timing Engineer

@ NVIDIA, ๐Ÿ“France ๐Ÿ‡ซ๐Ÿ‡ท

CPU Physical Design Principal Engineer

@ Qualcomm, ๐Ÿ“France ๐Ÿ‡ซ๐Ÿ‡ท

ASIC Analog Design Engineer - REF79515L

@ Continental, ๐Ÿ“France ๐Ÿ‡ซ๐Ÿ‡ท

Staff Engineer, Digital IC Design

@ Marvell Technology, ๐Ÿ“France ๐Ÿ‡ซ๐Ÿ‡ท

ASIC Design Verification Engineer, Annapurna Labs

@ Amazon, ๐Ÿ“France ๐Ÿ‡ซ๐Ÿ‡ท

ASIC Design Verification Engineer, Annapurna Labs

@ Amazon, ๐Ÿ“France ๐Ÿ‡ซ๐Ÿ‡ท

ASIC RTL Engineer, Annapurna Labs

@ Amazon, ๐Ÿ“France ๐Ÿ‡ซ๐Ÿ‡ท

ASIC Physical Design Engineer, Annapurna Labs

@ Amazon, ๐Ÿ“France ๐Ÿ‡ซ๐Ÿ‡ท

ASIC RTL Engineer, Annapurna Labs

@ Amazon, ๐Ÿ“France ๐Ÿ‡ซ๐Ÿ‡ท

  • Employment

    โฑ๏ธŽ full-time

  • Experience

    ๐Ÿง™โ€โ™‚๏ธ senior

  • Skills
  • Industry
  • Find similar jobs

    Senior ASIC Timing Engineer

    @ NVIDIA, ๐Ÿ“France ๐Ÿ‡ซ๐Ÿ‡ท

    Senior ASIC Timing Engineer

    @ NVIDIA, ๐Ÿ“France ๐Ÿ‡ซ๐Ÿ‡ท

    CPU Physical Design Principal Engineer

    @ Qualcomm, ๐Ÿ“France ๐Ÿ‡ซ๐Ÿ‡ท

    ASIC Analog Design Engineer - REF79515L

    @ Continental, ๐Ÿ“France ๐Ÿ‡ซ๐Ÿ‡ท

    Staff Engineer, Digital IC Design

    @ Marvell Technology, ๐Ÿ“France ๐Ÿ‡ซ๐Ÿ‡ท

    ASIC Design Verification Engineer, Annapurna Labs

    @ Amazon, ๐Ÿ“France ๐Ÿ‡ซ๐Ÿ‡ท

    ASIC Design Verification Engineer, Annapurna Labs

    @ Amazon, ๐Ÿ“France ๐Ÿ‡ซ๐Ÿ‡ท

    ASIC RTL Engineer, Annapurna Labs

    @ Amazon, ๐Ÿ“France ๐Ÿ‡ซ๐Ÿ‡ท

    ASIC Physical Design Engineer, Annapurna Labs

    @ Amazon, ๐Ÿ“France ๐Ÿ‡ซ๐Ÿ‡ท

    ASIC RTL Engineer, Annapurna Labs

    @ Amazon, ๐Ÿ“France ๐Ÿ‡ซ๐Ÿ‡ท

Remote Work
Post time
Level
Employment
Industry
Apply Now โ†—